

**MAINTENANCE MANUAL
SYSTEM MODULE 19D902590G1, G3, G5**

Table of Contents

DESCRIPTION	1
CIRCUIT ANALYSIS	1
SYSTEM BOARD	1
Clock Circuitry	1
Reset and Watchdog Timer	1
Address Latch	1
Address Decoding	1
Program/Data Memory	1
Counter Timer IC	1
Programmable Peripheral Interface	2
Additional I/O	2
Microprocessor I/O	2
A/D Converter	2
DSP Interface	2
RS232 Interface	2
GSC Interface	2
Transmitter Interface	3
Receiver Interface	3
Local Controls	3
CG High Pass and De-emphasis Filters	3
CG/LSD Decode Filter	4
CG/LSD Encode Filter	4
Battery Alarm / Morse Code	4
Line Audio and Compression	4
DSP BOARD	4
DSP Microprocessor	4
Analog inputs	5
Filtered Receiver input conditioning	5
Four Wire Line Input Conditioning	5
Two Wire input line conditioning	5
DSP Analog Outputs	6
Parallel Communications Hardware	6
ASSEMBLY DIAGRAM	6
PARTS LIST	7
PRODUCTION CHANGES	8
OUTLINE DIAGRAMS:	
DSP Board	9
System Board	9
SCHEMATIC DIAGRAMS:	
System Board	11
DSP Board	17
IC DATA	20
ILLUSTRATIONS	
Figure 1 - Channel Guard Tone Reject (+1, -3 dBV)	3
Figure 2 - Channel Guard Tone Reject Filter (+2, -8 dBV)	3
Figure 3 - Channel Guard Encode/Decode Filter	3
Figure 4 - Battery Alarm/Morse Code Band-Pass Filter	3
Figure 5 - Control Module Analog Section	5

DESCRIPTION

System Module 19D902590 contains all audio processing and control circuitry for the T/R and M/R shelves. The audio processing and routing is done using analog circuitry. The control circuitry utilizes high speed digital components and includes a microprocessor. Due to the high speed digital circuitry, the System Module is housed in an RFI and EMI shield.

There are three types of System Modules for various applications:

1. System Module 19D902590G1 incorporates System Board 19D903771G1 and is used in MASTR IIe DC remote applications only.
2. System Module 19D902590G3 incorporates System Board 19D903771G1 "piggy backed" with Digital Signal Processing (DSP) Board 19D902667G1. This module is used in all MASTR IIe and MASTR III base station applications, including Enhanced Digital Access Communications System (EDACS).
3. System Module 19D902590G5 is identical to System Module 19D902590G3 except for the chassis screen printing. This module is used in MASTR III Auxiliary Receiver applications.

Supply voltages for the System Module are generated by the Power Module and are applied to the System Module through the 96-Pin DIN connector on the backplane board.

CIRCUIT ANALYSIS

SYSTEM BOARD

Clock Circuitry

The 14.745 MHz clock drive for the System Module digital circuitry is derived from a gate oscillator circuit comprised of inverters U21C and U21D, 14.7456 MHz crystal Y1 and associated components. Resistor R110 keeps the inverter gate U21CV in the linear mode during power up for reliable clock start up. Resistor R111 and capacitor C3 provide AC and DC drives to Y1. Inverter U21D buffers the clock signal and transistors Q11 and Q12 allows microprocessor U1 to adjust the clock frequency.

When the microprocessor pulls P4.5 (Pin 60) low, Q11 and Q12 are turned on. Capacitors C52 and C53 are then switched into the circuit, changing the capacitive loading on Y1. This change causes the oscillation frequency to change approximately 300 PPM.

Reset and Watchdog Timer

The System Board contains a power up/manual reset circuit to initialize the programmed code and hardware devices on the board. The reset circuitry, consisting of digital supervisory circuit U19, monitors the +5V line. When the voltage on the +5V line is below +4.5V, U19 outputs a low going pulse on Pin 15. At the same time it also outputs a high going pulse on Pin 16. Manual reset is also possible by pulling the reset line on J1-18C low. This is accomplished through the reset switch S1 on the Power Module. Supervisory circuit U19 also provides added protection for EEPROM U6 to ensure data integrity. If the +5V line falls below 4.65V, U19 inhibits any chip select to U6 that might occur during power transients.

In addition, U19 provides a watchdog timer. The microprocessor must pulse U19, Pin 11 periodically or U19 will generate a reset. The microprocessor pulses the watchdog timer using U1, Pin 40 (WDOG).

The reset pulse is applied to microprocessor U1, Programmable Peripheral Interface (PPI) U34 and to the backplane Board on J1-18C.

Address Latch

The main controller on the System Board is microcomputer U1 (80C152JB). The microcomputer obtains instructions from the program stored in EPROM U4.

The lower eight bytes of the address from the microcomputer multiplex between address and data. Address latch U2 (74HC37) is used to secure the address from the microcomputer using the microcomputer ALE signal (U1-55). The upper eight bits of the address contains only address information and are applied directly to the devices needing these additional lines.

Address Decoding

One of eight de-multiplexers U3 (74HC138) is used for address decoding. The three most significant bits of the address bus (A13, A14, A15) are used to select one of eight, 8k-byte blocks of data (non-program) memory.

The microprocessor PSEN output signal at U1-54 is used to disable demultiplexer U3. This event causes all of the eight select outputs to go high so only the program EPROM U4 will be selected during accesses of program memory. This prevents bus contention on the AD lines. The following devices are mapped to an 8k-byte block of data memory:

U3-15	0000-1FFFFH	EEPROM (U6)
U3-12	2000-3FFFFH	RAM (U5)
U3-13	4000-5FFFFH	Digital Signal Processor

U3-12	6000-7FFFFH	Input/Output Latches (U7, U25)
U3-11	8000-9FFFFH	82C54 Counter Timer (U29)
U3-10	A000-17	82C55 Programmable Peripheral Interface (U34)
U3-9	C000-DFFFFH	not used
U3-7	E000-FFFFFH	not used

Program/Data Memory

Three memory components are included on the System Board: UV EPROM U4, static RAM U5 and EEPROM U6. The microprocessor can address two 64k-byte memory segments; the program memory and the data memory. The program memory is stored in U4 and is selected by a low going pulse on microprocessor PSEN output U1-54.

The low going pulse on the PSEN output disables access to any data memory by disabling address decoder U3. This disables all chip selects to devices mapped to data memory locations (Refer to Address Decoding section for more information on devices mapped into data memory space).

The microprocessor executes program instructions fetched from EPROM U4. The microprocessor outputs the program address on AD[0:7] and A[8:15]. The address latch latches the address on AD[0:7] when ALE goes high. The EPROM inputs the 16 bit address and outputs the eight bit instruction found at the input address on AD[0:7] lines when PSEN goes low.

Data memory is stored in static RAM U5. Data can be written to and read from this device. However, all data is lost at power off. The RAM inputs the latched address output by the microprocessor when chip enable input U5-20 from address decoder U3 is low. If the RAM OE input U5-22 goes low, then the data contained in the RAM at the input address is output to the microprocessor on the AD[0:7] lines. If the RAM WE input U5-27 goes low, data on AD[0:7] is stored in the RAM at the input address.

Personality information is stored in EEPROM U6. Data can be written to and read from this device. Data stored in this device is not lost at power off. The EEPROM inputs the latched address from the microprocessor when the CE input is low. The chip enable input is generated by address decoder U3 and output on U3-15. However, the signal is routed through U19.

Supervisory circuit U19 disables the EEPROM chip enable when the board is in a reset condition. This ensures that no extraneous writes occur to the EEPROM during power-up or brown out conditions which could affect personality data.

If EPROM OE input U5-22 goes low while the CE is low, then data contained in the EEPROM at the input address is output to the microprocessor on the AD[0:7] lines. If EEPROM WE U5-27 goes low while the CE is low, then data on AD[0:7] is stored in the EEPROM at the input address.

Counter Timer IC

Counter timer U29 consists of three 16-bit timer/counters that are used for the different functions described below. The microprocessor can enable, disable and configure the counters, as well as read back counter status information using the AD bus. The input clock to the device is derived by dividing by two the 14.7456 MHz clock signal out of gate oscillator buffer U21D using D flip-flop U28. This same 7.3725 MHz clock signal is used for each counter/timer to give 135 ns resolution.

Counter 0 is used for Channel Guard decoding. It is configured to output a 135 ns pulse on U29-12 at eight times the Channel Guard decode frequency. This pulse is latched by flip-flop U18A. The output of this latch is applied to the INTO input of microprocessor U1-16, causing an interrupt. The microprocessor resets the latch, clearing the interrupt by pulsing U18A, Pin 4 using P1.6 (U1-10) output in the interrupt service routine.

The 135 ns pulse on U29-12 also causes a sample of the limited Channel Guard signal LIM_CG to be taken. This sample is brought into the microprocessor during the INTO service routine on P4.7 (U1-58) and used for Channel Guard decoding.

The second counter timer (counter 1) is used to generate a microprocessor interrupt. This interrupt is used by the microprocessor to generate Channel Guard and should occur at eight times the Channel Guard frequency. The counter is configured to send the output (U29-16) high upon timing out. This high is inverted by NPN transistor Q9 and resistors R1 and R18.

The inverted signal is then applied to the microprocessor INT1 input (U1-18) which causes an interrupt to occur. The counter is reloaded by the interrupt service routine software. This causes U29-16 to return low which clears the interrupt.

The third counter/timer (Counter 2) is used for tone generation. When a tone is desired, the microprocessor configures the counter/timer to output a square wave on U29-20 at the desired frequency. This square wave is then bandpass filtered by active filter stages U17C and U17D to remove undesired harmonics and to create a sine wave.

A resistor divider consisting of resistors R38 and R39 sets the level of the sine wave at U17-14 to approximately 800 mVrms. The microprocessor disables the counter/timer when no tone is desired.

Programmable Peripheral Interface

Programmable Peripheral Interface (PPI) U34 provides three additional eight bit I/O ports. The reset generated by supervisory circuit U19 is input on U34-39 and serves to reset the U19 to the default state. Ports A and C are configured as output ports and Port B as an input port.

Port C outputs are used to load the Rx and Tx synthesizers as well as provide serial communications with the interface board. Port A outputs provide an interface to the GETC in GETC equipped stations. The system board loads the synthesizers and communicates with the interface board with the following Port C signals: RXF4/AUX2 (DATA), RXF2 (ENABLE), TXF1 (A0), TXF2 (A2), RXF1 (A2), and from Port A: SERIAL CLK (CLK). The remaining Port A and Port C inputs are used for several different interfaces.

Port B inputs several interface signals. Pull up resistors to +5V are used on all open collector type inputs. These signals are then buffered and/or level shifted where appropriate. Resistors are put in series with all of the inputs for spike protection.

Where level shifter/buffer U41 is not used, dual diodes are included to prevent over or under voltage conditions.

The RUS input uses NPN transistor Q4 to convert the signal to CMOS logic levels.

Additional I/O

Additional I/O is provided by input latch U25 and output latch U7. Each of these latches is mapped to address 6000H. However, input latch U25 is enabled by a low pulse on the microprocessor RD output while the output latch U7 is enabled by a low pulse on the microprocessor WR output.

The input latch is used to get DC CNTRL, BATT STDBY, REM PTT, TX DISABLE, CG MON and M3_STATUS signals onto the AD bus so they can be read by the microprocessor. The DC control currents are decoded elsewhere in the system and the decode current is passed to the microprocessor using DC CNTRL1, DC CNTRL2, and DC CNTRL3 inputs. These are CMOS level signals so no level shifting is required.

The BATT STDBY signal requires level shifting to convert the 22-volt high to a TTL level. This is achieved by resistors R4 and R5. Dual diode D2 limits the signal to be within -0.7 and +5.7 to guard against over or under voltage conditions. BATT STDBY is driven high when the station is operating from battery power.

Output latch U7 (74HC377) latches the data on the AD bus when the chip is selected by address decoder U3 and a low

going WR pulse is received. This latched data goes into analog switch select lines used to select audio paths in the analog circuitry.

Microprocessor I/O

The microprocessor has some additional I/O pins. These pins are used to bring signals in and out of the microprocessor directly without going through any additional I/O devices such as latches or a PPI. The LOCAL PTT input is level shifted and buffered by U41E and brought into the microprocessor on U1-19.

The microprocessor also generates the AUX RX MUTE output used to mute an auxiliary receiver. The signal originates on U1-51 and is inverted by U26F. This gives an open collector active low output.

The EXT LSD SEL, LINE IN SEL, LSACQ, and 4W DUPLEX signals are also generated by the microprocessor. These signals go to the analog circuitry and control audio routing through analog switches.

The microprocessor is also capable of loading electronic potentiometers U35 and U36. Each of these potentiometers contains two 256-position variable resistors. The microprocessor must serially load all four variable resistors at the same time.

The microprocessor switches the potentiometers select line (U1-17) high. This enables the electronic potentiometer loading circuitry and allows the microprocessor to shift 34 bits of serial data into the electronic potentiometers, 17 bits of data into each IC.

Data is output on U1-20 and clocked into U35 and U36 on the rising edge of the clock signal generated by the microprocessor on U1-21. The microprocessor can also read back the current potentiometer settings.

When data is clocked into U35 and U36, the current potentiometer setting is clocked out and brought into the microprocessor on U1-22. After all 34 bits have been clocked into U35 and U36, the microprocessor pulls the potentiometer select line (U1-17) low. This ends the loading sequence, and causes the digital potentiometers to load the new resistance value.

A/D Converter

The system Board contains an A/D converter. This is used for metering DC inputs. Four external metering inputs are accommodated. These include PWR SNSR, TX MTR+ relative to TX MTR-, RX MTR+ relative to TX MTR-, and EXT JCK.

The PWR SNSR input will accommodate a DC level between zero and +5V relative to analog ground. The input is protected from over voltage conditions by a dual diode D7.

The control shelf routes TX MTR + and TX MTR - into a differential amplifier consisting of U17A, and resistors R140, R142, R145, and R146. This amplifier removes any common-mode voltage. The output of this differential amplifier is actually measured and must be between zero and 2.9 volts.

RX MTR+ input is assumed to be between zero and +5V relative to analog ground. No conditioning is performed except for dual diode D3 that protects from over or under voltage conditions.

The EXT JCK input is designed to input signals between zero and +10V relative to AGND. Operational amplifier U17B provides a high impedance and buffers the input signal. The output of this amplifier goes through a voltage divider network composed of resistors R3 and R6 that divides the DC level by two. This signal is then routed to multiplexer U33.

Analog multiplexer U33 gates one of four inputs to the A/D converter U27. The microprocessor determines which input is selected using U1-52 and U1-57. The microprocessor starts an A/D conversion by putting a rising edge on U27-5. U27 then converts the DC input voltage selected on U33 to a digital value.

The converted digital value is clocked out of U27 sequentially by the microprocessor, beginning with the most significant bit. The microprocessor selects U27 by setting U27-5 low. When the A/D converter is selected, it puts the MSB of the eight bit conversion data on U27-6. This is read by the microprocessor. Successive data bits are clocked out of the A/D converter on falling edges of its CLK output (U27-7).

When all eight bits have been clocked out, the A/D is deselected, and the next conversion cycle begins by the microprocessor setting U27-5 high.

DSP Interface

System Board 19D903771G1 is equipped with plugs to accommodate Digital Signal Processor (DSP) "piggy back" board 19D902667G1. This board plugs into J2 and J3 of the system board.

The microprocessor communicates with the DSP board through the eight bit AD[0:7] bus and a dual port RAM located on the DSP board. This memory is mapped into an 8k-byte data memory segment using address decoder U3. Data can be written to and read from any of the 256 byte locations that can be addressed by AD[0:7].

The DSP board contains an address latch to latch the address information on AD[0:7] when ALE goes high. When the DSP CS is low and the microprocessor WR output is low, the data on AD[0:7] is written into the latched DSP data memory segment address. When the DSP CS is low and the microprocessor RD output is low, data on AD[0:7] is read into microprocessor U1 from the latched DSP data memory segment address.

Two handshake lines used for the DSP interface for synchronization are DSP TBLF and DSP RBLE. When the DSP has written a message to the dual port RAM, it signals the microprocessor U1 by asserting DSP TBLF low. The microprocessor then reads the message from the dual port RAM and then resets DSP TBLF high to tell the DSP that it is ready for another message.

When the microprocessor wants to send a message to the DSP it first looks at the DSP RBLE input. A high on this input indicates that the DSP receive buffer is empty and it is ready to accept a new message. When the microprocessor has written the message to the dual port RAM, it asserts the DSP RBLE low to signal the DSP that it should read the new message. The DSP resets DSP RBLE high after it has read the message.

The microprocessor can reset the DSP board by setting U1-7 high. The high is inverted by Q10, and the resulting low resets the DP board.

RS232 Interface

The system Board has an RS232 serial port for programming and diagnostics. RS232 data is received on the PGM RXD input and is converted to TTL Levels by U22A. The TTL data is brought into microprocessor internal UART on U1-14. Transmit data is output on U1-15 by the microprocessor, and level shifted to RS 232 levels by U22B. The RS232 data is output on PGM TXD.

GSC Interface

A high speed serial interface that is referred to as a global serial channel (GSC) is also included on the system board. Data is transferred bidirectionally over an RS485 differential pair made up of COMM+ and COMM.

When the microprocessor wants to send data over the GSC, it enables the drivers in U24 by outputting a low on U1-6. Data is generated internally in the microprocessor and output on U1-5. The data is converted to RS485 levels and output on the GSC by U24.

The receiver section of U24 is always enabled so the microprocessor receiver can monitor the transmitted data. This monitoring is to check for collisions on the GSC created by multiple GSC nodes transmitting simultaneously.

The drivers of U24 converts received data to TTL levels and outputs them on U24-1. The microprocessor brings the received data into its receiver on U1-4 for message decoding.

Transmitter Interface

In the 19D902590G3 and G1 system modules, the system board is responsible for loading the TX Synthesizer module with the proper frequency information. When the micro-controller sees a PTT from an enabled source, it first drives ANT RLY active. This switches the antenna switch in stations with this option and also applies power to the TX synthesizer oscillator circuit. Next, data is shifted into the TX Synthesizer using A2, A1, A0, CLK and DATA. After the TX Synthesizer has been loaded with the data, enable goes active to allow the TX Synthesizer PLL Circuit time to acquire frequency lock. At the end of this ENABLE period, the micro-controller samples the TX synthesizer status bit supplied by the Interface Board. If there is no fault (synthesizer locked) then the microprocessor drives the TX OSC CNTRL (PA KEY) active which turns on the RF PA. Upon reset, or a channel change, the system board must also set the PA Power pot by sending the appropriate data to the interface board. Audio for the transmission is output on the TX AUDIO HI and the TX AUDIO LO outputs. Channel Guard is summed into TX AUDIO HI.

The 19D902590G5 system module does not utilize its transmitter interface.

Receiver Interface

At power up or upon channel change, the RX Synthesizer is programmed in the same manner as the TX Synthesizer in all system modules. Carrier activity on the selected channel is sensed by the receiver squelch circuitry and applied to the System Module on the CAS input. This active high input is level converted by transistor Q8, and applied to the microprocessor on U1-23. The microprocessor then routes audio according to the receiver or station configuration programming.

Local Controls

The system board has three switches and LED's for local control. These switches and indicators have different functions according to the group of system module. In the 19D902590G3 and G1 system modules, switch S2 is a REMOTE PTT switch. A low on this input causes the microprocessor to react as though a PTT has been received over the line. The line is also routed to an external module to activate the remote PTT input. Switch S3 is a TX DISABLE switch. When S3 is active the microprocessor inhibits all transmissions.

In the 19D902590G5 system module, switch S2 is not used. A low on this input is ignored by the microprocessor. Switch S3 is a SQ DEFEAT switch. When S3 is active the microprocessor

unsquelches the receiver by setting the digital squelch pot on the interface board to zero.

All system boards are electrically equivalent. When not activated, S2 pulls the line to +5V. When activated, the switch pulls the line to ground. This switch is input on Pin 7 of input latch U25. In the case of S3, when not activated, resistor R136 pulls the line to +5V. When activated, the switch pulls the line to ground. This switch is input on Pin 8 of input latch U25.

In all system modules, switch S4 is a CG MONITOR switch. When not activated, resistor R137 pulls the line to +5V. When activated, the switch pulls the line to ground. This switch is input on Pin 9 of input latch U25. This line is also routed to the external connector. This allows an external module to activate the CG monitor input, or to examine the state of the CG MONITOR input. A low on this input causes the microprocessor to switch into Channel Guard monitor mode.

When the system module is in CG MONITOR, it lights LED DS3 by outputting a high on U1-66. This high is inverted by U2D. This allows current to flow through DS3, turning on the LED.

Putting the 19D902590G3 and G1 System Modules in the transmit disable mode lights LED DS2 by outputting a high on U1-67. This high is inverted by U26C. This allows current to flow through DS2, turning on the LED. In the 19D902590G5 System Module, this LED indicates a UN Squelch condition.

The 19D902590G3 and G1 System Modules concurrently activate the ANT relay output and LED DS1. The LED indicates Transmit activity. In the 19D902590G5 System Module, this LED indicates that the System Module is in Local Programming Mode.

CG High Pass and De-emphasis Filters

Receiver audio is applied to the system module VOL/SQ HI port on J1-2B. U37A buffers the input signal and removes any DC bias. With an input of 1Vrms at 1000 Hz, the output is typically 2 Vrms and is supplied to three places: Channel Guard reject filter, DSP board through DSP unfiltered audio, and Channel Guard decode.

U30A is a unity gain notch filter, centered at 205 Hz. The filter provides 25dB of attenuation. U30B, U30C, and U30D form a sixth order unity gain high pass filter with a cut off frequency of 280 Hz. U37B is a +1/-3 dB de-emphasis filter that rolls audio off at 6 dB/oct in the frequency range 300-3000 Hz.

With 1Vrms into VOL/SQ HI, the output of U37B will be 750 mVrms. This output is supplied to four places: U8A, TX Audio out, Line Audio out and the summing amplifier with the optional auxiliary receiver input. U8A is controlled by the mi-




Figure 1 - Channel Guard Tone Reject (+1, -3 dBV)




Figure 2 - Channel Guard Tone Rejct Filter (+2, -8 dBV)




Figure 3 - Channel Guard Encode/Decode Filter




Figure 4 - Battery Alarm/Morse Code Band-Pass Filter

croprocessor to switch between MIC and VOL/SQ audio to the DSP. The combination of U37A, U30A, U30B, U30C, U30D, and U37B provides the frequency envelope shaping requirements (roll-off) as shown in figure 7.

The TX Audio Out circuit consists of U15, U36A, U8C, and U37D. IC U15 is an analog multiplexer that is controlled by the microprocessor. Any of the following signals may be connected to the TX AUDIO HI output: LOCAL MIC, VOL/SQ, DSP LINE/TX AUDIO, DSP TX AUDIO, External High Speed Data, LINE Input, open (battery alarm), and ground (for no transmission). U8C is an analog multiplexer controlled by the microprocessor to sum CG into the TX audio output and increase the TX Audio gain on U37D.

Battery Alarm/Morse Code is summed with the output of U15. This allows for the transmission of the alarm signal when other signals are present. U36 is a dual digital potentiometer controlled by the microprocessor, and adjusts the transmit audio level. U37D, a gain stage that drives the TX AUDIO HI (J1-5C) and TX AUDIO LO (J1-6C), is adjustable between 40 and 250 mVrms.

U37C is the +2/-8 dB de-emphasis filter that provides a 6 dB/oct roll off from 300-3000 Hz for the local intercom or speaker audio. With a rated input of 1Vrms at 1000 Hz, the output level of this filter is 750 mVrms. This filter in combination with U37A, U30A, U30B, U30C, and U30D provides the frequency response shown in Figure 8.

U32 is the analog multiplexer for the INTERCOM Audio output. It allows for selection of VOL/SQ audio, Line input audio, Voice Guard summing, and DSP LINE/TX AUDIO. Amplifier U31C sums the multiplexed audio with Voice Guard Tone. The resulting Signal is applied to J1-7A.

CG/LSD Decode Filter

Received audio is coupled through a low pass filter to remove the audio, leaving only Channel Guard (CG) or Low Speed Data (LSD) information. A hard limiter then converts the signal into a digital square wave. The square wave is decoded in software as well as the 135 degree phase shift for STE.

U9A is a gain stage that supplies two frequency dependent negative resistor (FDNR) circuits. The first FDNR consists of U10A and U10B, and has a cut off at 205 Hz. The second FDNR formed by U10C and U10D, has a cut of at 230 Hz.

U11B is a low pass filter that provides added attenuation in the 300-3000 Hz range. These elements combine to provide 35 dB of attenuation for frequencies above 310 Hz. The resulting frequency response is shown in figure 9.

U11A, D5, and Q2 combine to convert the analog signal at the U11B output to a 0-5 Vdc square wave. This square wave is then supplied to U18B to be read and decoded by the microprocessor.

CG/LSD Encode Filter

U12C is used to select between external Low Speed data or Walsh bits. The Walsh bits are created by the microprocessor on U1-64 and U1-65, and form a rough sine wave. This signal is coupled through U9C to provide some gain.

U16A, U16B, U16C, and U16D form two FNDR circuits that have the same response as described in the CG/LSD Decode Filter section. U9D provides gain and drives U35A. U35A is a digital potentiometer that provides level adjustment and is controlled by the microprocessor. Also, U9B has a 3.3 K-ohm source impedance to allow a separate source to drive Channel Guard HI. This filter has the same response as shown in Figure 9.

Battery Alarm / Morse Code

The Battery Alarm / Morse Code tones are generated using U29, U17C and U17D. U29 is a clock timer that creates a square wave at the required frequency. Capacitor C113 and resistor R39 form a high pass filter to provide DC blocking. U17C is a second order low pass filter and U17D provides gain. These components combine to provide the response shown in figure 10.

The output of U17D sources the signal to U31B and U15. U15 is the TX Audio multiplexer discussed earlier in this section. U31B is an amplifier to sum the Battery Alarm signal with the Voice guard alert tone, which is then transferred to the LINE output.

Line Audio and Compression

The LINE output circuitry consists of U14, U8B, U36B, U31D, U13B, and U31A. The analog multiplexer U14 is used to connect one of the following signals to the line driver U31D: LOCAL MIC, VOL/SQ, auxiliary receiver, aux receiver/VOL/SQ, DSP LINE/TX audio, MODEM LINE data, open or ground. The open state is to transmit Battery alarm or Voice Guard alarm.

U31A sums the auxiliary receiver audio with the VOL/SQ audio. U36 B is a digital potentiometer and controls the audio level into the line driver U31D. The level at LINE A (J1-4B) and LINE B (J1-4A) is adjustable between -20 dBm and +11 dBm.

The LINE IN Audio is selected from LINE A and LINE B in a two wire system, and from DUPLEX LINE A and DUPLEX LINE B in a four wire system. Each input has a 600

ohm impedance to match the line impedance. U12B selects between two and four wire audio.

In MASTR IIe systems digital potentiometer U35B sets the level applied to the line compensation filter U13B. This filter can be set up to compensate for high frequency roll off on long lines by removing R16. This modification should be used when roll-off in the 2500 to 3000 Hz range is more than 10 dB below the 400 to 600 Hz level.

Following U13B is the compression circuit consisting of U13C, U13D, D6 and Q3. LINE IN audio from U13B is applied to a network composed of transistor Q3, and resistors R65, R75, and R76. After being amplified by U13C, the output is applied to four places: LINE output, TX Audio output, Intercom audio, and D6.

This compensation circuit is only effective in stations using Group 1 system modules (no DSP), or Group 2 system modules programmed for DC Control. For all other applications, audio routing bypasses the compensation filter.

The output of amplifier U13C is rectified by D6 which charges capacitor C25. U13D amplifies the voltage on C25 and provides a DC offset to the gate of FET Q3. FET Q3 serves as a variable resistor in the voltage divider composed of R65 and Q3 which limits the input to U13C. R75 and R76 serve to reduce the distortion across the voltage divider.

This circuit normally operates in a linear fashion with Q3 turned off which appears as a high resistance. When higher than normal audio is received at U13B, the amplification of U13C is rectified by D6, increasing the voltage across C25.

The increased voltage across C25 through U13D starts turning on Q3 reducing the drain to source resistance, which in turn, lowers the audio to U13C. Since this affects not only the output of U13C, but the turn on voltage of Q3 from U13D, a steady audio output is provided.

NOTE

The compressor can be disabled by removing Q3. The compressor is typically disabled when shipped from the factory. It is preferable to use the compressor function on the DSP board. If the hardware compressor is used install Q3 (19A703795P1; sim to 4416) on System Board 19D903771G1.

DSP BOARD

The Digital Signal Processing (DSP) Board utilizes both digital and analog integrated circuits (IC's) to offer a compact,

flexible, and reliable solution for audio signal analysis and modification. Most of the components are surface mounted.

The DSP Board operates with two channels of audio. It conditions audio inputs, digitizes the audio, and processes the audio data in software. The DSP Board then sends the transformed audio to analog outputs and the signal analysis information to its digital output.

Audio inputs from the system board are DSP FILT VOL/SQ, DSP UNFILT VOL/SQ, and DSP LINE IN. These signals are selected and conditioned through U10, U11, and U15. These signals are then sampled and digitized by U4 and U5. The digital audio data is then applied to U1 for processing. After processing, the audio data is then returned to U4 and U5 for digital to analog Conversion. The transformed audio is applied to the System Board on DSP TX AUDIO and DSP LINE/TX AUD.

All pertinent information from DSP analysis of the audio is communicated digitally to the system board through the dual port RAM U12. Messages are written to this memory space by the DSP microcomputer, U1. The messages are read from the memory by the System Board (via the digital signals of connector P3).

For clarity, the DSP circuitry is analyzed in the following order:

- 1) DSP and supporting circuitry
- 2) Analog input/output
- 3) Parallel communication port

DSP Microprocessor

The DSP Board performs its functions in the ADSP-2101 Digital Signal Processing microcomputer, U1. This chip requires external hardware to function.

Crystal Y1 provides the 8.192 MHz clock required by the DSP microprocessor. Capacitors C16 and C17 provide the load- ing required for reliable startup and stable oscillation.

DSP microprocessor, U1, operates from a 2K internal program memory. This program RAM is volatile; it is lost during power off sequences. Therefore, it is necessary to have non-volatile memory to safely hold the DSP Board Code. The 16K X 8 EPROM (U6) performs this function.

Upon reset, or during "re-boot," up to 2K X 24 of internal program memory is loaded from this external "BOOT EPROM." The BOOT EPROM, U6, holds up to eight different pages that can be loaded. The selection of a 2K-page of code is software controlled except during reset when boot page zero is always loaded.

In essence, boot memory page is loading a sequence of read cycles. The BMS pin goes low in order to enable the boot




Figure 5 - Control Module Analog Section

memory chip. Addresses are sequenced on lines A0 through A13, D22 and D23. The /RD pin activates the data bus, D15 through D8, for each transfer of program memory into internal program memory space.

The boot EPROM circuitry also includes resistors R1 and R2. These resistors are zero ohms, and are the equivalents to jumper wires. If the capability of eight boot pages is necessary, R2 is removed and R1 is installed in the board. In this case, U6, Pin 1 acts as an extra address pin that is connected to D23. If the capability of four boot pages is necessary, R1 is removed and R2 is installed on the board. In this case, U6, Pin 1 acts as a program pin and is tied off to five volts.

Analog inputs

The DSP Board inputs and processes audio both from the receiver and the line simultaneously. There are two possible receiver input settings and two possible line audio input settings. These are:

- 1) DSP FILT VOL/SQ
- 2) Two wire line input or four wire line input.

This audio selection is actuated directly by the DSP but is user programmable. The DSP uses the address multiplexer, U8, to select U7, a D flip flop register. This is accomplished by setting A13-A11 to binary 100 when /PMS goes low. Such a sequence will cause U8, Pin 14 to go low, enabling data to pass through the D flip flops upon /WR going low and then high. D8 and D9 are written to the outputs of U7 (Pins 2 and 5) as VOL/SQ SEL and CANCEL SEL.

Depending on these signals, digitally controlled analog switches (U10) route the appropriate signals to achieve the final audio input setting described above. If VOL/SQ SEL is a logic low, DSP FILT VOL/SQ is selected. If CANCEL SEL is a logic high, four wire audio is selected. If not a logic high, two wire audio is selected.

Each audio channel selection requires proper voltage level adjustment to insure an optimal conversion to the digital domain where it will be processed. This conversion is performed by codecs U4 and U5. In other words, the audio signals are conditioned to assure that their dynamic ranges can be accommodated by the codecs. The codecs will neither be under driven nor saturated. This results in a digital signal with uniform Signal to Noise Ratio (SNR) following the A/D conversion.

Filtered Receiver input conditioning

Filtered receiver input comes from the System Board following de-emphasis channel guard reject filtering at a maximum of 1.16 Vrms. This input channel requires no amplification to assure that codec U4 utilizes the dynamic range efficiently.

The amplification factor is determined by resistors R5 and R6. The gain is one. Therefore, the maximum input to the codec is 1.16 Vrms.

Four Wire Line Input Conditioning

Line input comes from the DPLX line input pair of the control shelf when it is in a four wire configuration. Its audio is not in contention with audio leaving the station because there are two lines independently dedicated for the output signal.

The line audio level adjustment is able to attenuate a 2.47 Vrms (+11 dBm) signal and amplify a 77.3 mVrms (-20 dBm) signal to the maximum input level of the codec (approximately 1.4 Vrms). This is to compensate for up to 30 dB of line loss that can occur between the remote control unit and the station.

In the four wire configuration, DSP LINE IN is propagated to TP1 with only a gain of 1.09 provided by the differential instrumentation circuit of U11 (A, B, C) and resistors R12-17. This occurs because the amount subtracted from DSP LINE IN is AGND (U10A, Pin 13).

Between TP1 and TP2 there is a digitally controlled variable gain stage. The gain stage is composed of U11D, U15 (1), and resistors R18 and R20. The DSP addresses (and serially loads) a resistance from 0 to 10K ohms into the dual programmable potentiometer, U15. The digitally controlled impedance, along with R18 and R20, form a gain through operational amplifier U11D.

The DSP uses address multiplexer U8 to select U7, a D flip flop register. This is accomplished by setting A13-11 to binary 100 when /PMS goes low. Such a sequence will cause U8, Pin 14 to go low, enabling data to pass through the D flip flops upon /WR going low and then high.

Data is written to the D10, D11 and D15 outputs of U7 (Pins 6, 9 and 19) known as POT CLK, POT LOAD EN, and POT IN. POT IN is serial data. POT LOAD EN is a serial load enable. During a load cycle, POT LOAD EN is held high. Seventeen POT IN values are set up and held with respect to the rising edges of POT CLK. The first value loaded into the dual programmable potentiometer is a "don't care" value. The following sixteen values comprise two 8-bit wiper positions. Wiper 1 gets loaded before wiper 0. Loading is specified from MSB to LSB.

Two Wire input line conditioning

Two wire line input comes from the Line input of the system board when it is in a two wire configuration. This audio is in contention with audio which is leaving the station on the same two wire pair. The DSP Board must cancel out the interfering output audio from the input. In addition, it must amplify the input signal to account for the line loss of up to 30

dB that can occur between the remote control unit and the station.

Cancellation of transmit audio from receive audio on the two wire pair is accomplished by differential instrumentation amplifier of U11 (A, B, C) and resistors R11-17 and the DSP-controlled resistance through U15(0) and R10. The SYSBD LINE OUT (a DSP Board input signal) is limited by U18A and level adjusted through the programmable potentiometer, U15(0), (as explained above) and then subtracted from the line input signal.

After subtraction, the remaining input (line audio) is level adjusted by the remaining programmable potentiometer U15(1) exactly as in the four wire case.

DSP Analog Outputs

The Rx output of codec U5, TX CODEC RX, passes through U16-B for pre-emphasis and hard limiting. Limiting action occurs when the instantaneous AC voltage exceeds the DC bias set by resistors R34, R36, and R37, at which point D1 becomes forward biased placing it in the feedback loop of U16-B. Due to the V-I characteristics of the diode, limiting action occurs. U16-B also provides +6 dB/oct pre-emphasis for transmitted audio in the 300 to 3000 Hz band. The pre-emphasis meets the EIA standard of +1/-3 gain flatness in the passband.

Following the pre-emphasis and the limiter, U16-C forms a third order low pass filter stage required by FCC regulations to filter the harmonics created by the preceding limiter. R35 and C29 compose a passive first order low pass filter while active filter U16-C provides an additional two poles for this filter stage. Following U16-C is another filter stage consisting of a second order passive low pass filter and a second order active low pass filter built around U16-D.

Analog switch U17 selects which filter stage output, if any, is routed to the transmitter. Depending upon the transmit frequency band, the FCC requires different filter characteristics for the post limiter filter. The output of analog switch U17-B DSP TX AUD is routed to P2-7 where it connects to the System Board.

The Rx output of U4 pin 2 DSP LINE/TX AUD is routed to P2-8 where it connects to the System board. This audio output typically dives the line out circuits on the system board.

Parallel Communications Hardware

The DSP Board is equipped with a full duplex parallel interface for communications between the system board microprocessor and the DSP microprocessor chip. Communications are accomplished through the dual port RAM, U12.

Byte wide messages are passed between system board and DSP chip by reading and writing data upon this common piece of memory.

The external eight bit system microprocessor can read and write to the dual port RAM. Address latch U13 (74HC373) is used by the 8 bit host to latch the address (AD7-AD0). The host uses its ALE signal to perform the actual clocking into the latch.

Once ALE has returned to logic one, AD7-AD0 become bi-directional data pins. During a "write" cycle, the host sets up data on AD7-AD0. During a "read" cycle, the system board microprocessor releases the data lines AD7-AD0 into their high impedance state.


Finally, the System Board low-going /UPRD or /UPWR pulse executes the desired read/write function. Note that reading and writing are only accomplished when the DSP CS signal is held low. In this way, the system board microprocessor exclusively selects the dual port memory space to prevent contention upon the multiplexed address and data bus.

The DSP chip reads and writes from the dual port RAM by first selecting its communication memory space. This is accomplished by setting A13-11 to binary 010 when PMS goes low. Such a sequence will cause U8, Pin 13 to go low and thus enable dual port RAM, U12. Once enabled, the communications memory is accessed with address lines A9-A0 and data lines D15-D8, in conjunction with a low-going /RD and /WR pulse.

The DSP chip (U1) and host processor coordinate message handling through the RBLE and TBLF flags. The DSP chip sets TBLF by writing to location 3FFH of the dual port RAM.

Similarly, the host microprocessor can clear TBLF by reading from location 3FFH of the dual port RAM. It then sets RBLE by writing to location 3FEH of the dual port RAM. (Note that the flag is set when it is low; it is clear when it is high.) This way, both the microprocessors can monitor flag conditions in order to keep from trying to access the same locations in memory at the same time.

Tri-state buffer U9 is used by the DSP microprocessor in order to read the RBLE and TBLF flags. This alleviates the possibility of contention on the DSP data bus D15-D8. The RBLE and TBLF flags are read by first selecting U9. This is accomplished by setting A13-A11 to binary 100 when /PMS goes low. Such a sequence will cause U8 pin 14 to go low and thus enable data to pass through the tri-state buffer upon /RD going low. U9, Pins 2 and 3 appear on D8 and D9, and are latched into U1 when /RD returns high.



**SYSTEM MODULE
19D902590G1, G3 & G5**

(19D902590, Sh. 1, Rev. 4)

SYMBOL	PART NO.	DESCRIPTION
U9	344A3070P3	Digital: JFET, Input Quad Operational Amplifier; sim to TL074.
U10	19A704883P2	Digital: Quad Operational Amplifier; sim to MC3303.
U11	19A116297P7	Linear: Dual Operational Amplifier; sim to MC4558C.
U12	19A702705P5	Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM.
U13	19A704883P2	Digital: Quad Operational Amplifier; sim to MC3303D.
U14	19A702705P3	Digital: Microprocessor System Supervisor.
U15	344A3856P101	CMOS Analog Multiplexer; sim to DG408D.
U16 and U17	19A704883P2	Digital: Quad Operational Amplifier; sim to MC3303D.
U18	19A704380P302	Digital: CMOS Dual Data Flip-Flop; sim to 74HC74.
U19	19A149895P1	Digital: Supervisory Circuit; sim to MAXIM MAX691C.
U20	19A116180P575	Digital: Hex Open Collector Inverter; sim to 7406.
U21	19A703995P3	Digital: High speed logic, hex inverter, unbuffered sim to 74HCU04.
U22	344A3039P201	Digital: Driver/Receiver, EIA-232DN.28; sim to MC145406.
U24	19A705980P101	Tranxceiver, Differential Bus; sim to SN751768.
U25	19A703471P316	Digital: Driver/Receiver, octal 3-state non inverting buffer; sim to 74HC541.
U26	19A116180P575	Digital: Hex Open Collector Inverter; sim to 7406.
U27	19A705979P101	Digital: CMOS A/D; sim to TL549CP.
U28 and U29	19A704380P302 19A149466P301	Digital: CMOS Dual Data Flip-Flop; sim to 74HC74. Digital: CH MOS, Programmable timer; sim to INTEL 82C54.
U30	19A704883P2	Digital: Quad Operational Amplifier; sim to MC3303D.
U31	344A3070P3	Digital: JFET, Input Quad Operational Amplifier; sim to TL074.
U32 and U33 U34 U35 and U36	19A702705P3 19A705991P101 344A3041P201	Digital: 8-Channel Analog Multiplexer; sim to 4051BM. Digital: Programmable interface; sim to Harris C82C55A. Digital: Dual in-line potentiometers, ceramic, hermetically sealed; sim to DS1267S-10.
10. U37 U40 U41 XU4	19A704883P2 19A116180P575 19A700176P101 19A705840P2	Digital: Quad Operational Amplifier; sim to MC3303D. Digital: Hex Open Collector Inverter; sim to 7406. Digital: Hex Inverting Buffer/Converter; sim to 4049UBD. Socket: sim to Amp 643646-3.
Y1	19A702511G37	Crystal Assembly: 14.7456 MHz. ---CRYSTAL--- DIGITAL SIGNAL PROCESSOR 19D902667G1/G2
C1 thru C15	19A702052P26	Ceramic: 0.1 µF ±10%, 50 VDCW.
C16 and C17	19A702061P29	Ceramic: 22 pF ±5% 50 VDCW, temp coef 0 ±30 PPM/C.
C18 thru C22	19A705205P6	Tantalum: 10 µF, 16 VDCW; sim to Sprague 293D.
C24 C25 C26 C27 and C28	19A702052P107 19A702061P53 19A702052P120	Ceramic: 2200 pF ±5%, 50 VDCW. Ceramic: 68 pF ±5%, 50 VDCW. Ceramic: 0.033 µF ±5%, 50 VDCW.
C29 C30 C31 C32 C33 and C34	19A705205P19 19A702052P134 19A702052P112 19A702052P105 19A702052P142	Tantalum: 2.2 µF ±20%, 10 VDCW; sim to Sprague 293D. Ceramic: 0.1 µF ±5%, 25 VDCW. Ceramic: 6800 pF ±5%, 50 VDCW. Ceramic: 1000 pF ±5% 50 VDCW. Ceramic: 0.082 µF ±5% 50 VDCW.
C35 C38	19A702052P112 19A702052P105 19A702061P45	Ceramic: 6800 pF ±5% 50 VDCW. Ceramic: 1000 pF ±5% 50 VDCW. Ceramic: 47 pF ±5% 50 VDCW, temp coef 0 ±30 PPM/C.
D1	19A700053P2	---DIODES--- Silicon: sim to BAV99. --CONNECTORS-- --RESISTORS--
P2 and P3	19A704779P14	Plug: 15 Pin.
R2 R4 R5 and R6	19B800607P1 19B800607P1 19B800607P683	Metal Film: Jumper. Metal Film: Jumper. Metal Film: 68K ohms ±5%, 1/8 w.

SYMBOL	PART NO.	DESCRIPTION
R7	19B800607P1	Metal Film: Jumper.
R10 R12 and R13 R14 and R15 R16 R17 R18 R20 R21 thru R27 R28 and R29 R30 R31 R32 R33 R34 R35 R36 R37 R38 R39 R40 R41 and R42 R43 R44 R45 R46 R47 R48 R49 R50 and R51 R55 R56 R57	19B800607P682 19B800607P1 19A702931P355 19A702931P318 19A702931P401 19B800607P201 19B800607P392 19B800607P103 19B800607P102 19A702931P418 19A702931P318 19A702931P209 19A702931P369 19A702931P331 19A702931P201 19A702931P317 19A702931P331 19A702931P377 19A702931P307 19A702931P347 19A702931P157 19A702931P339 19A702931P347 19A702931P30 19A702931P294 19A702931P265 19A702931P294 19A702931P201 19A702931P201 19A702931P301 19A702931P339 19A702931P301	Metal Film: 6.8K ohms ±5%, 1/8 w. Metal Film: Jumper. Metal Film: 36.5K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 15K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 100K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 200 ohms ±5%, 1/8 w. Metal Film: 3.9K ohms ±5%, 1/8 w. Metal Film: 10K ohms ±5%, 1/8 w. Metal Film: 1K ohms ±5%, 1/8 w. Metal Film: 150K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 15K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 12.1K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 51.1K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 20.5K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 1000 ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 14.7K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 20.5K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 61.9K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 11.5K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 30.1K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 383 ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 24.9K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 30.1K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 11.5K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 9.31K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 4640 ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 9.31K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 1000 ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 1000 ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 10K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 24.9K ohms ±1%, 200 VDCW, 1/8 w. Metal Film: 10K ohms ±1%, 200 VDCW, 1/8 w.
U1 U4 and U5 U6 U7 U8 U9 U10 U11 U12 U13 U15 U16 U17 U18	344A3038P101 19A705827P1 344A3309G5 344A3064P203 344A3064P201 344A3064P204 19A702705P5 19A704883P2 344A3040P201 344A3064P202 344A3041P201 344A3070P3 19A702705P5 344A3070P3	Digital: DSP Microcomputer, Operating Freq. 40.96 sim to ADSP210KX-40. Encoder/Decoder: sim to Texas Instruments TCM29C23. PROM Kit, Mile/Milli. Digital: HI-SPEED, octal D type Flip-Flop, pos. edge trig.; sim to 74HCT377. Digital: HI-SPEED, 3-8 line decoder /demultiplexer, inverting; sim to 74HCT138. Digital: HI-SPEED, octal buffer/line driver, 3-stage; sim to 74HCT541. Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM. Digital: Quad Operational Amplifier; sim to MC3303D. Digital: SRAM, 1K X 8 Dual port; sim to IDT7130SA100. Digital: HI-SPEED, transparent Latch, 3-state; sim to 74HCT373. Digital: Dual in-line potentiometers, ceramic, hermetically sealed; sim to DS1267S-10. Digital: JFET Input Quad Operational Amplifier; sim to TL074. Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM. Digital: JFET Input quad Operational Amplifier; sim to TL074.
X1 XU1 XU6	19A702511G30 19B235688P1 19A705840P2	Crystal, quartz: 8.192 MHz. ---CRYSTAL--- ---SOCKETS--- Socket: PLCC. Socket: sim to Amp 643646-3.

PRODUCTION CHANGES

Changes to the equipment to improve performance or to simplify circuits are identified by a "Revision Letter", which is stamped after the model number of the unit. The revision stamped on the unit includes all previous revisions. Refer to the Parts List for descriptions of parts affected by those revisions.

System Module - 19D902590G2

To standardize production of MASTR IIe and MASTR III System Modules, changed MASTR IIe System Board from 19D902453G1 to 19D902771G1.

MASTR IIe System Board was: 19D902453G1 (see LBI-38639 for a description of this board).

System Board - 19D902771G1

Rev. A: To improve operation, changed R57 from 19B800607P472 (4.7K ohms) to 19A702931P305 (11k ohms).

Rev. B: To make MASTR IIe and MASTR III System Boards compatible, changed R127 from 19A702931P269 (5.11K ohms) to 19A702931P401 (100K ohms).

Rev. C: To enhance audio routing by supplying CAS in the System Module in auxiliary receiver applications. Changed the following resistors:

Changed R24 from 19B800607P822 (8.2K ohms) to 19B800607P272 (2.7K ohms).

Changed R57 from 19B702931P305 (11K ohms) to 19B8800607P1 (Jumper).

Changed R82 from 19B800607P103 (19K ohms) to 19B800607P562 (5.6K ohms).

Rev. D: To improve performance, changed R24 from 19B800607P272 (2.7K ohms) to 19B800607P122 (1.2K ohms).

Rev. E: In order to meet the 10% variance of the complete audio path. Changed the following capacitors:
Changed C79 from 19A702052P14 (±10%) to 19A702052P114 (±5%).
Changed C103 from 19A702052P14 (±10%) to 19A702052P114 (±5%).

Digital Signal Processor - 19D902667G1

Rev. A-C: Incorporated into initial shipment.

Rev. D: To invert SYSBD Line in to accommodate 2-wire line audio cancellation, added C36-C38, D2, R50-R54, R56, R57, and U18. Changed C29 and deleted R155.

C29 was: 19A702052P26, 0.1 µF 10%, 50 VDCW.


Rev. E: To adjust analog signal levels to protect hardware from excessive signal levels, changed R50, R51, and R53 and Deleted U2 and U3.

Changed R50 from 19A702931P265 (4640 ohms) to 19A702931P201 (1.0K ohms).

Changed R51 from 19A702931P265 (4640 ohms) to 19A702931P201 (1.0K ohms).

Changed R53 from 19A702931P305 (11K ohms) to 19A702931P265 (4640 ohms).

COMPONENT SIDE



TP1
TP2
TP3
TP4




**DSP BOARD
19D902667G1**


(19D902667, Sh. 1, Rev. 5)
(19D902668, Layer 1, Rev. 5)

COMPONENT SIDE

SOLDER SIDE



190903771G REV




SYSTEM BOARD
19D903771G1

(19D903771, Sh. 1, Rev. 2)
(19D903772, Layer 1, Rev. 1A)
(19D903772, Layer 6, Rev. 1A)




CAUTION
OBSERVE PRECAUTIONS
FOR HANDLING
ELECTROSTATIC
SENSITIVE
DEVICES



SYSTEM BOARD
19D903771G1

(19D903770, Sh. 1, Rev. 7)




SYSTEM BOARD
19D903771G1

(19D903770, Sh. 2, Rev. 2)


SCHEMATIC DIAGRAM

LBI-38764




SYSTEM BOARD
19D903771G1

(19D903770, Sh. 3, Rev. 1)




**SYSTEM BOARD
19D903771G1**

(19D903770, Sh. 4, Rev. 3)




SYSTEM BOARD
19D903771G1

(19D903770, Sh. 5, Rev. 3)





**SYSTEM BOARD
19D903771G1**

(19D903770, Sh. 6, Rev. 3)



ALL RESISTORS ARE 0.1 WATT UNLESS OTHERWISE SPECIFIED AND RESISTOR VALUES IN OHMS UNLESS FOLLOWED BY MULTIPLIER K OR M. CAPACITOR VALUES IN F UNLESS FOLLOWED BY MULTIPLIER U, N OR P INDUCTANCE VALUES IN H UNLESS FOLLOWED BY MULTIPLIER H OR U






DSP BOARD
19D902667G1


(19D902910, Sh. 3, Rev. 7)

Microcomputer, U1
19A705982P101
(INTEL 80C152JB-1)

SYSTEM MODULE




EPROM Kit U4
344A3307G5



8K x 8-Bit Static CMOS RAM U5
19A705603P5 (KM6264AL-10)

PIN ARRANGEMENT




TRUTH TABLE

WE	CS	CS	OE	MODE	I/O PIN
X	H	X	X	NOT SELECTED (POWER DOWN)	HIGH Z
X	X	L	X	NOT SELECTED (POWER DOWN)	HIGH Z
H	L	H	H	OUTPUT DISABLED	HIGH Z
H	L	H	L	READ	DOUT
L	L	H	H	WRITE	D IN
L	L	H	L		D IN


X=H0RL

BLOCK DIAGRAM




Octal Data Latch U2
19A703471P302 (74HC373)

BLOCK DIAGRAM






Optoisolator U6
19A703952P102
(XICOR X2816CP-20)




PIN NAMES

A 0 - A 10	ADDRESS INPUTS
I/O 0 - I/O 7	DATA INPUTS/OUTPUTS
CE	CHIP ENABLE
OE	OUTPUT ENABLE
WE	WRITE ENABLE
Vcc	+6V
Vxx	GROUND
NC	NO CONNECT

3-to-8 Decoder/Demultiplexer U3
19A703471P120 (74HC138)




CMOS Octal Data Flip-Flop U7
19A704380P319 (74HC377)




FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS
	CP	E	Dn	On
Load "1"	↑	L	h	H
Load "0"	↑	L	L	L
Hold (do nothing)	↑	h	X	no change
	X	H	X	no change


H = HIGH voltage level
h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition.
L = LOW voltage level
l = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition
↑ = LOW-to-HIGH CP transition
X = Don't care



Triple 2-Channel Analog Multiplexer U8, U12
19A702705P5 (4053BM)




BLOCK DIAGRAM




TRUTH TABLE

CONTROL INPUTS	SELECT			ON-SWITCHES			
	INHIBIT	C	B	A	Z0	Y0	X0
0	0	0	0	0	Z0	Y0	X0
0	0	0	0	1	Z0	Y0	X1
0	0	1	0	0	Z0	Y1	X0
0	0	1	0	1	Z0	Y1	X1
0	1	0	0	0	Z1	Y0	X0
0	1	0	0	1	Z1	Y0	X1
0	1	1	0	0	Z1	Y1	X0
0	1	1	0	1	Z1	Y1	X1
1	x	x	x	x	NONE		


X = DON'T CARE



Operational Amplifier U9, U31
344A3070P3 (TL074)
Operational Amplifier U10, U13, U16, U17, U30, & U37
19A704883P2 (MC3303D)




PIN CONNECTIONS




(TOP VIEW)

Dual Op Amp U11
19A116297P7 (MC4558CD)


PIN CONNECTIONS



8-Channel Analog Multiplexer U14, U32, U33
19A702705P3 (4051BM)




BLOCK DIAGRAM




CONTROL INPUTS	SELECT			ON-SWITCHES
	INHIBIT	C	B	
0	0	0	0	X0
0	0	0	1	X1
0	0	1	0	X2
0	0	1	1	X3
0	1	0	0	X4
0	1	0	1	X5
0	1	1	0	X6
0	1	1	1	X7
1	x	x	x	NONE

X = DON'T CARE



CMOS Dual Data Flip-Flop U18, U28
19A704380P302 (74HC74)




Hex Inverters U21
19A703995P3 (74HCU0-4)




Supervisory Circuit U19
19A149895P1 (MAX691C)




Driver/Receiver: EIA-232D/V.28 U22
344A3039P201 (MC145406)




Hex Open Collector Inverter U20, U26, U40
19A116180P575 (7406)




Differential Bus Transceiver U24
19A705980P101 (SN751768)




Octal Tri-State Transceiver U25
19A703471P116 (74HC541)




CH MOS Programmable Peripheral Interface U34
19A705991P101 (C82C55A)




CMOS A/D Converter U27
19A705979P101 (TL549CP)




Digital Potentiometer U35, U36
344A3041P201 (DS1267S-10)



CH MOS Programmable Interval Timer U29
19A149466P301 (INTEL 82C54)




Hex Inverting Buffer/Converter U41
19A700176P101 (4049UBD)




DSP BOARD

Digital Signal Processor U1
344A3038P101 (ADSP210KX-40)



PIN NUMBER	PIN NAME	PIN NUMBER	PIN NAME
B1	GND	K11	WR
B2	D19	K10	RD
C1	D20	J11	D10
C2	D21	J10	TFS0
D1	D22	H11	RFS0
D2	D23	H10	GND
D11	VDD	G11	DRO
D2	MMAP	G10	SCLK0
F1	BR	F11	D11
F2	TR02	F10	TFS1
G1	RESET	E11	RFS1
G2	A0	E10	DR1
H1	A1	D11	SCLK1
H2	A2	D10	VDD
J1	A3	C11	D0
J2	A4	C10	D1
K1	VDD	B11	D2
L2	A5	A10	D3
K2	A6	B10	D4
L3	GND	A9	D5
K3	A7	B9	D6
L4	A8	A8	D7
K4	A9	B8	D8
L5	A10	A7	D9
K5	A11	B7	D10
L6	A12	A6	D11
K6	A13	B6	D12
L7	PMS	A5	D13
K7	DMS	B5	D14
L8	EMS	A4	D14
K8	BG	B4	D15
L9	XTAL	A3	D16
K9	CLKIN	B3	D17
L10	CLKOUT	A2	D18
C3	Index		


BLOCK DIAGRAM



DSP BOARD

8K x 8-Bit Static CMOS RAM U2, U3
19A705603P5 (Deleted by Revision E)

PIN ARRANGEMENT




TRUTH TABLE



WE	CS	CS	OE	MODE	I/O PIN
X	H	X	X	NOT SELECTED (POWER DOWN)	HIGH Z
X	X	L	X		HIGH Z
H	L	H	H	OUTPUT DISABLED	HIGH Z
H	L	H	L	READ	DOUT
L	L	H	H	WRITE	D IN
L	L	L	L		D IN

X=H0RL



BLOCK DIAGRAM



Encoder/Decoder U4, U5
19A705827P1 (TCM29C23)




EPROM Kit U6
344A3309G5




PIN NAME	
A _n - A ₁₄	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
O ₀ - O ₇	OUTPUTS

CMOS Hi-Speed 3 To 8 Line Decoder/Demultiplexer U8
344A3064P201 (74HCT138)





CMOS Hi-Speed Octal D Type Flip-Flop With Data Enable U7
344A3064P203 (74HCT377)




TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS
	CP	E	Dn	On
LOAD "1"	h	l	h	H
LOAD "0"	h	h	X	L
HOLD (do nothing)	h	h	X	no change no change

H= HIGH Voltage level steady state.
h= HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
L= LOW voltage level steady state.
l= LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
X = Don't care
h/l = LOW to HIGH clock



CMOS Hi-Speed Octal Buffer/Line Driver, 3 State U9
344A3064P204 (74HCT541)




TRUTH TABLE



INPUTS			OUTPUTS
OE1	OE2	A _n	
L	L	H	H
H	X	X	Z
X	H	X	Z
L	L	L	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

BLOCK DIAGRAM




Triple 2-Channel Analog Multiplexer U10
19A702705P5 (MC3303D)




TRUTH TABLE

CONTROL INPUTS			ON-SWITCHES	
SELECT			Y0	X0
INHIBIT	C	B	A	
0	0	0	0	Z0
0	0	0	1	X0
0	0	1	0	Z0
0	0	1	1	X0
0	1	0	0	Z1
0	1	0	1	X1
0	1	1	0	Z1
0	1	1	1	X1
1	x	x	x	NONE

X - DON'T CARE






SRAM, 1K x 8, Dual Port U12
344A3040P201 (IDT7130SA100)




52-PIN LCC/PLCC TOP VIEW

Quad Operational Amplifier U11
19A704883P2 (MC4558CD)



- NOTES:
- IDT7130 (MASTER): BUSY IS OPEN DRAIN OUTPUT AND REQUIRES PULLUP RESISTOR. IDT7140(SLAVE): BUSY IS INPUT.
 - OPEN DRAIN OUTPUT REQUIRES PULLUP RESISTOR.


CMOS Hi-Speed Octal Transparent Latch U13
344A3064P202 (74HCT373)





TRUTH TABLE

OUTPUT ENABLE	LATCH ENABLE	DATA	OUTPUT
L	H	H	H
L	H	L	L
L	L	l	L
L	L	h	H
H	X	X	Z



NOTE:
L = Low voltage level
H = High voltage level
l = Low voltage level one set-up time prior to the high to low latch enable transition
h = High voltage level one set-up time prior to the high to low latch enable transition.
X = Don't care
Z = High impedance state




Operational Amplifier U16
344A3070P3 (TL075)



Digital Potentiometer U15
344A3041P201 (DS1267S-10)



Triple 2-Channel Analog Multiplexer U17
19A702705P5 (4053BM)



TRUTH TABLE

CONTROL INPUTS	SELECT			ON-SWITCHES			
	INHIBIT	C	B	A	Z0	Y0	X0
0	0	0	0	0	Z0	Y0	X0
0	0	0	1	0	Z0	Y0	X1
0	0	1	0	0	Z0	Y1	X0
0	0	1	1	0	Z0	Y1	X1
0	1	0	0	0	Z1	Y0	X0
0	1	0	1	0	Z1	Y0	X1
0	1	1	0	0	Z1	Y1	X0
0	1	1	1	0	Z1	Y1	X1
1	x	x	x		NONE		

X = DON'T CARE

