

GENERAL:

This revision outlines changes that have occurred since the printing of your instruction manual. Use this information to correct your manual.

INSTRUCTION MANUALS AFFECTED:

- 68P81082E20-A *MSF 5000*
Digital Capable Station
132-174 MHz, 125 or 350 Watts

- 68P81082E10-O *MSF 5000*
Digital Capable Station
403-475 MHz, 6, 15, 40, 75 or 110 Watts Continuous Duty

REVISION DETAILS:

In the MSF 5000 Digital Capable Stations, 132-174 MHz, manual no. 68P81082E20-A, insert section no. 68P81083E92-O directly behind the Control Tab in front of section 68P81082E93-O.

In the MSF 5000 Digital Capable Stations, 403-475 MHz, manual no. 68P81082E10-O, insert section no. 68P81083E92-O directly behind the SSCB Module Tab in front of section 68P81082E93-O.

ATTACHMENTS:

- Secure Capable Station Control Board
Models TLN3182A, TLN3188A and TLN3189A 68P81083E92-O



SECURE CAPABLE STATION CONTROL BOARD

MODELS TLN3182A
TLN3188A
TLN3189A

1. INTRODUCTION

1.1 OVERVIEW

This document describes the operation of the Secure Capable Station Control Board (SSCB), which has been designed for use in the Digital *MSF* 10000 repeater/base station. The kit number of the SSCB depends upon the frequency band of the station in which the SSCB is used:

TLN3182A - VHF/UHF NB
TLN3188A - UHF
TLN3189A - VHF

The SSCB is housed in the control tray attached to the top of the RF tray, and is compatible with the Trunked Tone Remote Control (TTRC) board (TLN3185A, TLN3114A) as well as the optional Secure Module (TLN3045A). The SSCB also maintains compatibility with all existing optional expansion modules which can be housed in an expansion tray attached to the top of the control tray.

2. FUNCTIONAL DESCRIPTION

2.1 DC-DC CONVERTER

2.1.1 Operation

The dc-dc converter is a current-mode controlled forward converter operating at 200 kHz. It produces +5 V for the SSCB and the other connected control tray boards. It also incorporates various self- and system protection features. Input to the converter is the Aux 13.8 V (A + +) voltage. Reference voltage for the circuit is generated internal to the control chip, U843. System protection features are handled by U842C for overvoltage faults, U842B for under voltage faults, and U842A for insufficient A + + voltage to protect against over discharge of batteries during battery revert. U842A also provides a test function (Reset_switch*) which allows the converter to run regardless of the input voltage, and concurrently resets the station.

While any of the above fault conditions hold the station reset, only the overvoltage condition will force the converter to shut down. In this case, the converter will turn off and allow the 5 V to discharge down to approximate-

ly 2 V before attempting to restart. For a hard fault, the supply will continuously turn off and attempt restart while holding the station in the reset mode. Overcurrent protection for the power supply is provided automatically on a pulse-by-pulse basis due to the current mode control topology (U843-pin 3).

2.1.2 Troubleshooting

In the event of incorrect voltage measured at TP6, Jumper JU12 can be removed to disconnect the station load from the power supply as well as isolating part of the protection circuitry. Before doing this, the type of fault should be determined. If the supply is cycling on and off from approximately 2 V to 6 V, the most likely failure is in the feedback divider network (R2, R7). Either R2 is open or the wrong value, or R7 is shorted or the wrong value. If the fault disappears when the jumper is removed, the problem is in the protection circuit (U842C and associated components).

Overvoltage faults can be caused by any series element from T1 to JU12, as well as feedback divider network errors and failures in the control and driver circuitry on the primary side of the transformer. Overcurrent faults caused by short circuits external to the power supply can be isolated by removal of JU12. Since the supply goes into a fold-back mode during overcurrent, the output voltage drops very rapidly once the current limit threshold value is reached (approximately 1.5 amps). Problems with the station stuck in reset mode with valid +5 V present at TP6 are most likely caused by circuitry associated with U842B, U842D, Q706, or Q705.

2.2 AUDIO PROCESSING SECTION

The Audio Processing section consists of three parts: receive audio processing, transmit audio processing, and audio routing.

2.2.1 Receive Audio Processing Section

2.2.1.1 OPERATION

The schematic diagram for this section is on the top left part of Sheet 4. The input to the receive audio processing section is baseband audio, which is demodulated from the RF signal by the receiver in the RF tray.

2.2.1.2 TROUBLESHOOTING

When a strong RF signal is applied to the receiver, the demodulated baseband FM (audio) should be present at

RX1 AUDIO (U811-14). For an RF signal with 60% deviation at a 1 kHz modulation frequency, the RX1 AUDIO level should be about 350 mV rms. If this audio is not present, first check the +9.6V supply on TP5 and the VB bias level on U819-12. Next, verify that JU11 is in the proper position. Also check the signal at TP3 QUAD AUDIO, which is not filtered or gated. This signal should have a level of about 300 mV rms. If audio is present at TP3 but not at U811-14, try adjusting the Rx level digital pot U824. If none of these methods works, one of the circuit blocks in the receive audio processing section may have malfunctioned. Each of the following blocks may be checked on an input-to-output basis and repaired if found faulty: PL filter U841, digital pot U824, expander U815, flutter-fighter hybrid HY804, audio gate U811, and op-amps U818 and U819.

2.2.2 Transmit Audio Processing Section

2.2.2.1 OPERATION

The schematic diagram of the transmit audio processing section is shown on the top right part of Sheet 3. The output of this section is TX MOD AUDIO, which is sent to the FM modulator to be impressed upon the RF output of the transmitter, and sent out over the air. This section has several inputs that originate from the SSCB audio routing circuitry.

2.2.2.2 TROUBLESHOOTING

When a large audio signal is applied to the microphone input with a local PTT, the limited and filtered audio sig-

nal should be present on TX MOD AUDIO at TP4. If this audio is not present, check the +9.6V supply at TP5 and the VB bias level at U838-5. If the TX MOD AUDIO signal is not found, make sure the mic audio is present at the Tx audio summing amp output U814-1. If this signal is absent, check the Audio Routing Section described in the next paragraph. Also check the signal at U838-7, which should be in full limit (driving the op-amp to its supply rails). Trace the flow of this signal through the splatter filter (U838-7, U838-1, U837-7, U8200-1). The splatter filter output should be similar in peak to peak amplitude to the limiter output, but not so much of a square wave (that is, closer to sinusoidal). If audio is present at U8200-1 but not at TP4, try adjusting the Max Deviation level digital pot, U831. If none of these methods works, one of the circuit blocks in the transmit audio processing section may have malfunctioned. Each of these blocks may be checked on an input to output basis, and any bad ones repaired or replaced.

2.2.3 Audio Routing section

2.2.3.1 OPERATION

Most of the audio routing section is shown on the left half of schematic Sheet 3. Its primary function is to properly distribute audio signals from all sources to all destinations connected to the SSCB. The audio routing section operates on the following audio inputs and outputs, as shown in Tables 1 and 2.

Table 1. Audio Input Description

Inputs	Description
TX AUDIO	Notch filtered audio from TTRC wireline
IN MRTI AUDIO	Audio from MRTI phone patch
LOCAL AUDIO	General purpose audio to/from expansion modules (also common with MIC AUDIO signal)
MIC AUDIO	Audio from local user microphone
RX1 AUDIO	Audio from receive audio processing section
ALERT TONE AUDIO	Audio from alert tone encoder on SSCB
SECURE RX AUDIO	Audio from optional secure board for speaker/wireline
RX2 AUDIO	Processed audio from optional 2nd rcvr board
CODED MOD AUDIO	Audio from optional secure board to be transmitted
TKG MOD AUDIO	TDATA/failsoft from TTRC to be transmitted
SEC ALERT TONES	Tones from option secure board (encode/decode only)
TX DATA AUDIO	General purpose data from expansion modules
GCC DATA AUDIO	1200 or 4800 baud data from optional GCC
RAW TX AUDIO	Unfiltered audio from TTRC wireline
PL ENCODE AUDIO	Audio from PL/connect tone encoder on SSCB
RAC_LN_AUD	Encoder output of optional RAC expansion module

Table 2. Audio Output Description

Outputs	Description
SUMMED TX AUDIO	Audio to transmit audio processing section
LINE AUDIO	Audio to TTRC wireline
SELECT AUDIO	Volume adjusted audio to expansion modules (especially DMP speaker)
OUT MRTI AUDIO	Audio to MRTI phone patch
SPKR AUDIO	Amplified audio to local user speaker
TX AUDIO	Wireline audio to secure board for encryption and to expansion modules
RAW TX AUDIO	Unfiltered wireline audio to optional secure transparent board
LOCAL AUDIO	Local audio to optional secure board for encryption
IN MRTI AUDIO	Audio from MRTI phone patch to secure board for encryption

Some audio inputs are enabled using audio gates, which respond to various PTT and squelch conditions as shown in Table 3. Some other audio inputs are enabled using 3 pin jumpers (see jumper table). TX DATA AUDIO can be summed into the SSCB transmit path before or after the maximum deviation adjust circuit (JU4). GCC DATA AUDIO can be routed through the pre-emphasis/splatter filter path for 1200 baud data or after the maximum deviation adjust for 4800 baud data (JU6).

Table 3. Audio Gate Enabling

Condition	Audio Gate
TX AUDIO	U810A
IN MRTI AUDIO	U817B
LOCAL/MIC AUDIO	U810C
RX1 AUDIO	U810B
ALERT TONE AUDIO	U817C/U817D

2.2.3.2 TROUBLESHOOTING

The routing performed in this section depends on the configuration of the SSCB in the station. This configuration is determined by two factors: code plug programming and jumper settings. If the audio routing section is not performing as expected, one of these two factors is most likely to be the problem. Refer to the jumper table to determine proper jumper settings, and refer to the software description for proper code plug programming. If these two items are found to be correct, and audio routing problems still exist, the circuitry in this section should be checked.

First, check the +9.6V supply at TP5 and the VB bias level at U810-1. If an audio gate does not operate as expected, check the audio gate control input. A high level (about +9.6V) at the control inputs of T-gates U810, U811, and U812 allows audio to pass through the positive gate (no bubble shown at the input) and shuts off the signal from passing through the negative gate (with a bubble). Conversely, a low level on the control input allows audio to pass through the negative gate and shuts off the positive gate. Thus, for audio gate U817, a high level (about +9.6V) at the control input allows audio to

pass, and a low level shuts it off. If the control input is correct, but the gate does not respond properly, the audio gate IC is probably bad. If the control input is not as expected, check the level shifters U813 and U816. These ICs shift the 0-5V ASIC control outputs to the 0-9.6V levels required by the audio gates. A low voltage on the input of the level shifter should drive the output low, and a +5V level on the input should drive the output to +9.6V. If that's not what happens, the level shifter IC is probably bad. If none of the foregoing checks isolates the cause of the audio routing problem, check quad summing amp U814. If audio is present on the resistor inputs but not on the outputs, and the +9.6V and VB levels are correct, U814 is probably bad.

2.3 SQUELCH CIRCUITRY

The squelch detection circuitry on the SSCB responds to the signal strength of the incoming receiver audio. The QUAD AUDIO signal from TP3 is routed both to the receiver and to the repeater squelch detectors. These detectors drive control lines to the logic section, which are used in keyup and gating arbitration. For information on PL and DPL coded squelch operation, refer to the logic section of this description.

2.3.1 Troubleshooting

Properly operating squelch detectors should indicate squelch conditions when an RF signal below the adjusted threshold is being received. The detectors should unsquelch as soon as the signal strength goes above the set level. If the squelch circuit malfunctions, first try adjusting the digital pots in the receiver and repeater squelch detection circuits. A relatively easy and quick way to check the operation of the squelch circuitry is to use the ACC DIS switch on the front panel to enable the front panel Squelch control. With no RF input to the station, a noisy signal should appear on TP3 QUAD AUDIO. With the Squelch control fully CW, this noisy input should squelch the receive audio. With the Squelch control full CCW, the detector should not squelch the receiver, and the noisy signal should pass through to the speaker. If the receive channel has PL/DPL connect tone enabled, the PL DIS switch must also be used to hear the signal at the speaker. If these simple checks don't isolate the source of a squelch problem, refer to the squelch troubleshooting chart in the manual.

2.4 LOGIC HARDWARE SECTION

The logic hardware description can be broken down into five broad parts: microprocessor core, data communications circuitry, tone encoders/decoders, general I/O, and reset circuitry.

Many of the functions of the logic section are implemented with Application Specific Integrated Circuits (ASICs). The SSCB uses two of these custom ASICs, which were specifically designed for this product. The ASICs can operate in one of two modes, depending on the state of the MODE pin (18). U801 operates in the standard mode (with MODE pulled high), and serves as a specialized microprocessor support chip, with additional I/O and data communication features. U802 operates in the I/O mode (with MODE pulled low), and serves as an addressable collection of input buffers and output latches.

2.4.1 Microprocessor Core

The schematic diagram of the microprocessor core is located on Sheet 2. Its function is to run the software that controls the station. Most of the core functions are carried out using five integrated circuits.

2.4.2 Data Communications Circuitry

The SSCB logic section communicates with other modules in the station through three primary channels; the IPCB, the MUXbus, and the high speed ring (HSR).

2.4.3 General Input/Output

The SSCB logic section has a great deal of input/output (I/O) capability, which is needed to control station functions and monitor station status. The I/O section also allows a local user to change the state of the station, and to observe station status conditions.

2.4.4 Tone Processing

2.4.4.1 TONE ENCODING AND DECODING

Two 4-bit encoders are included on the SSCB. They are driven by 8-bit latch OL10 from the I/O ASIC. The tone decoding capabilities of the SSCB are complementary to its tone encoding functions. The SSCB detects incoming PL tones or DPL codewords in a conventional coded squelch system, and incoming connect/disconnect tones in a trunked system. These tones and/or codewords are part of the receiver modulation.

2.4.5 Reset Circuitry

The power up reset circuitry is shown on the bottom of schematic Sheet 1. A block diagram of this section is also shown in Figure 1.

DELAYED RESET is inverted by Q822 to form EXPANSION RESET*, which should hold other control tray boards and expansion modules in reset during SSCB self-diagnostics. The microprocessor can also activate EXPANSION RESET* during normal program execution, by turning on Q823 with a general purpose output pin.

2.4.6 Logic Hardware Troubleshooting

The SSCB software is capable of generating several error codes on the front panel seven segment display. Refer to the SSCB software description section for a list of these diagnostic error codes.

If there is a suspected failure in the SSCB logic section first check the +5V power supply pins on each of the logic devices U800 through U804, and on U807. Next, look at the RESET* line at TP10. This line should be at a steady high, with no superimposed pulses. Also look at the DELAYED RESET line, which should be at a steady low with no superimposed pulses. If the signals on the reset lines are not as expected, check to see that ICs U800 through U804 are all properly seated in their sockets. (Improper seating is especially likely for 28-pin DIP U803.) Also verify that EPROM U803 is programmed with the correct version of the software for the particular SSCB being worked on. (U803 must be compatible with the EEPROM codeplug programming internal to U800, or the system will not work) Next, check to see that the address timing signals (A0-A7) for the demultiplexed low order address bus are present at the relevant outputs of U801 (pins 66-73). If the A0-A7 address timing signals are not found, ASIC U801 is probably bad. If ASIC U801 and EPROM U803 both seem to be OK, and the RESET* line is high, next check microprocessor U800. A properly functioning U800 will drive the E line (U800-5) with a 1.9872 MHz square wave. If all these chips seem to be functioning properly, check ASIC U802 for data bus inputs as well as correct output latch levels.

If an error code indicates that there is a problem with the HSR, first verify that JU1 and JU2 are installed in the correct positions. Next, verify that HSR CLK is an E/2 frequency square wave, and that HSR SYN goes high every 40 HSR CLK cycles. If these signals seem to be correct, but HSR problems still exist, remove the modules from J804 and/or J803, and place JU1/JU2 in the HSR loopback position (JU1 alternate, JU2 normal position). If the error code persists with all other modules disconnected and the HSR looped back by JU1/JU2, then U801 is probably bad.




Figure 1. Reset Block Diagram

If problems are encountered with the MUXbus, verify that DS* is a 3105 Hz square wave and that the address lines are being driven. The address nibble BA0-BA3 must be incremented modulo-16 for proper operation. This means that the BA0 line (which toggles at DS*/2 rate = 1553 Hz) should toggle twice as fast as BA1 (DS*/4 = 776 Hz), which is twice as fast as BA2 (DS*/8 = 388 Hz), which is twice as fast as BA3 (DS*/16 = 194 Hz). To verify proper MUXbus data generation, the SSCB can be forced to write to the MUXbus BD0*-BD3* bits. When a MUXbus data bit is set at only one MUXbus address, the signal on the specific MUXbus data pin should be a short low-going pulse from the 5V high level, repeating at a frequency of DS*/16 = 194 Hz. The following chart indicates one way to force the SSCB to drive a MUXbus data bit at only one address: If these signals cannot be verified, ASIC U801 is probably bad.

Table 4. MUXbus Addressing

Signal	Action
BD0* (U801-38)	depress XMIT switch
BD1* (U801-39)	depress XMIT switch
BD2* (U801-40)	ground TP9 (LOC PTT)
BD3* (U801-41)	set to CH1-using ACC DIS, SELECT/CHANGE switch

The procedures for troubleshooting the tone encoders/decoders and wattmeter buffers are similar to those already suggested for troubleshooting the audio sections. Each circuit block can be analyzed on an input to output basis, and any malfunctions isolated and repaired.

When a PL signal is present on the receive audio, the PLDECODE DATA (U800-32) signal should be a 0-5V

square wave of the same frequency. An easy way to verify the wattmeter buffer operation is to monitor the buffer outputs (FWD PWR U806-8 and RFL PWR U806-14). The DC levels on these outputs should respond to front panel Po power adjustments while the transmitter is keyed. The tone encoders can be checked by looking at the output of the D/A filters. When an alarm condition is present, an alert tone sine wave burst should be visible at U818-1. Alarm tones can be generated by setting DMP bits at MUXbus address 12. When PL/DPL/connect tones are being generated, a sine wave should be visible at U8200-1. DPL code 031 can be generated by keying the station with a LOC PTT with the station set to channel 1, mode 1.

2.5 SOFTWARE DESCRIPTION

The Station Control board firmware begins execution at the location contained in its RESET vector whenever the station powers-up or is reset. This location is the beginning of the main background routine of the Station Control board firmware. Once initialized, this routine is basically nothing but an endless loop (the background) which calls all of the non-interrupt-driven routines. However, at its beginning, the firmware calls a startup diagnostics module, "sscb_reset_diags.asm," which runs to completion before the background loop begins. As the name implies, this module performs diagnostic tests of the Station Control board. When the diagnostics begin (i.e.: immediately upon station power-up), all segments and digits of the three digit, seven segment Status display LED should light, and stay lit until the circuitry that drives the display has been verified. This indicates that the Station Control board has started its diagnostics.

The sscb_reset_diags.asm routine must initialize some of the registers in the microprocessor before the actual hardware diagnostic tests can start. These registers determine the microprocessor's Computer Operating Properly (COP) watchdog time-out time; set up the Serial Communications Interface (SCI) to communicate at the same baud rate and with the same message protocol as the other boards on the Inter-Processor Communications Bus (IPCB), and set up a service to bypass the flag that normally tells the board to access its EEPROM.

When initialization is complete, the routine sets an output pin to hold the Expansion Reset line active. This prevents the on-board circuitry that activated Expansion Reset immediately upon Station reset or power-up from releasing the line after about 200 milliseconds, which would hold any and all remote boards in reset. The Station Control board diagnostics now begin. Since these tests can yield a number of error conditions, errors are indicated either by flashing the Station Control board's entire Status display or by displaying a formatted error code within the Status window. There are two types of error classes: fatal and non-fatal. Fatal errors are severe enough to prevent proper operation of the Station Control board, and cause the Station Control board to reset. Non-fatal errors, however, are just warnings. They are not severe enough to prevent operation, and should not cause a reset.

Failures of some of the initial diagnostics tests described below are indicated by flashing of the entire Status display. At this point, the operation of the display-driving circuitry, IRQ-interrupts, and external RAM has not yet been verified. The display-driving circuitry and IRQ interrupts are required for displaying error codes within the Status window, and the external RAM is needed to hold the error codes for display. The Status window display cannot be used until those tests have been done.

All failures that flash the entire Status display are fatal errors. For each error of this type that it finds, the sscb_reset_diags.asm routine calls a specific error handler routine, which contains a number peculiar to that error. The error handler flashes the Status display for that specific number of repetitions, to identify the error. It then goes into a wait condition, not servicing the COP timer, which eventually times-out and resets the Station Control board. Failures that display error codes in the status window, on the other hand, may be fatal or non-fatal. When sscb_reset_diags.asm detects an error of that type, it calls a different error handler routine, which writes an error code value to the front-panel Status window. If the error code is fatal, the Station Control firmware displays it for five seconds and then stops servicing its COP timer. Again, COP eventually times-out and resets both the Station Control Board and, via the Expansion Reset line, any board(s) connected to it. If the error code is non-fatal, the Station Control firmware displays it for two seconds and continues without a reset.

If a fatal error is left uncorrected, the test that found it will, of course, fail again, re-display the same error code, and once more reset. This is an endless cycle that will continue until the failure is corrected.

Sscb_reset_diags.asm checks two major sections of the Station Control board hardware: the digital hardware and the audio hardware. Internal digital diagnostic tests are done first, followed by external digital diagnostic tests, followed by audio diagnostic tests. All tests are performed after every Station Control board reset. Internal digital diagnostic tests are tests which verify operation of the Station Control board's digital circuitry as stand-alone hardware. External digital diagnostic tests verify operation of the Station Control board's digital circuitry as part of the overall Station Control Tray. Finally, audio diagnostic tests verify operation of the Station Control board's audio circuitry.

The first internal digital diagnostic test checks that the segment-select lines of the Status display and the internal IRQ signal are working properly. If not, the specific error handler called should flash the entire display twice, then reset the board.

The second internal digital diagnostic test checks that each of the eight bits in every byte of the external RAM can be toggled high and low. After each RAM byte is checked, it is cleared so that all RAM bytes will initially be zero when the diagnostics are complete. If any external RAM byte fails this test, the specific error handler called should flash the entire display four times, then reset the board.

The third internal digital diagnostic test checks that the IRQ (Interrupt Request) is working. The IRQ interrupt

should be generated whenever 640 microprocessor E-cycles have been clocked by the MUXbus-driving portion of the standard ASIC. It should occur every 320.061 μ sec (640 cycles at 1,987,200 cycles per second). It signals the Station Control board that new MUXbus data is ready to be read, updates the Station Control Software System Timer, and controls the multiplexing of the front-panel display. If this interrupt test fails, the specific error handler called should flash the entire display twice, then reset the board. If it passes, the front-panel display, which should have shown three eights (8.8.8.) up to this point, should become blank.

The fourth internal digital diagnostic test checks that each of the eight bits in every byte of the internal RAM in the microprocessor can be toggled high and low. After each RAM byte is checked, it is cleared so that all RAM bytes will initially be zero when the diagnostics are complete. If any byte fails to pass this test, an error handler routine is called to write the relevant fatal error code to the front-panel Status window. (This and all the following diagnostic tests display their results in the Status window, since at this point the display circuitry has passed its diagnostic tests and is, therefore, available.)

The next section of the `sscb_reset_diags.asm` routine checks the microprocessor configuration, i.e. checks the information stored in its CONFIG register. If the information is wrong, the routine checks to determine whether or not it can be corrected without total erasure. If so, `sscb_reset_diags.asm` makes the correction and writes a fatal error code to the Status window. If not, `sscb_reset_diags.asm` erases the CONFIG register, which erases the entire internal EEPROM, and reprograms CONFIG for the desired features. (Note that erasing the CONFIG register erases the entire internal EEPROM, which is the codeplug.) The routine then writes a different fatal error code to the Status window. In either case, COP will then time-out and reset the system.

Being reset will, of course, restart the diagnostics (i.e.: repeat `sscb_reset_diags.asm`). However, since the CONFIG register was (ideally) corrected before the system reset, this test should not fail on the second pass. Note, though, that if the internal EEPROM was erased, the Station Control firmware may get caught in a fatal error loop due to some other error.

Unless otherwise specified, failures in all the following tests are fatal errors. When one of these happens, the diagnostics write a fatal error message to the status window, and reset the system. In fact, until the problem is corrected, the system may be expected to continually recycle the diagnostic routines, failing and resetting repeatedly at the same point, which is the "fatal error loop" referred to above.

The diagnostic routine next calculates the single-byte-add checksum of the Station Control firmware. The test fails if this calculated checksum does not match the value stored in the Station Control firmware.

`Sscb_reset_diags.asm` next tests the Standard and I/O ASICs. The ASIC tests are considered to be internal tests, meaning that each ASIC is tested as a stand-alone device; i.e.: all outputs are looped back to the inputs. (In the external diagnostics section of the routine, the ASICs are tested as part of the overall Station Control Tray.) The first test performed on the Standard ASIC is verification of its Output Latches. The test routine writes a known set of data to the Output Latches; then reads back the corresponding loopback Input Buffers. The test fails if the Output Latches and Input Buffers do not agree.

The second test of the Standard ASIC checks the MUXbus circuitry. The routine first checks MUXbus address cycling. Next, it checks the operation of the the Data Strobe line, verifying that both 1s and 0s can be read at all MUXbus addresses. A discrepancy in either addressing or data integrity is a failure.

The next set of tests on the Standard ASIC is associated with the High Speed Ring (HSR). The first HSR test is an operational check of the Ring Synchronization and Ring Clock lines. The diagnostic routine first reads two watchdog bits (one for Ring Sync and one for Ring Clock), in the Standard ASIC hardware to determine whether or not Ring Sync and Ring Clock are operating properly. Next, it writes a known set of data to the Station Control portion of the HSR, and then reads back the entire HSR. If the data written to and read back from the Station Control portion do not match, or if the Trunked Tone Remote Control and Secure portions are not zero, the HSR fails. (The Station Control board is in internal test mode at this point, and should not be connected to the HSR. Therefore, the Trunked Tone Remote Control and Secure boards should not be able to write to the HSR.) If the test passes, it repeats with an inverted version of the same data set, using the same pass/fail criteria.

The next section of `sscb_reset_diags.asm` compares various parameters of the Station Control codeplug and the Station Control firmware. The codeplug data must first be read from EEPROM into RAM. (If an external, serially-addressed EEPROM is present on the Station Control board, its data will also be read into RAM. A serially-addressed EEPROM that does not respond to commands is a failure.) After the routine reads the EEPROM(s), it clears the flag that has bypassed EEPROM access prior to this point. The first comparison is between the Module ID stored in the codeplug and the Module ID stored in the firmware. The second comparison is between the codeplug version and the firmware version. The third comparison is between the single-byte-add checksum of the Station Control codeplug, as calculated by the diagnostic routine, and the checksum value stored in the Station Control codeplug. A mismatch in any of these comparisons is a failure.

The routine next checks to determine whether or not there was a reset during an EEPROM update. An image of the EEPROM is always kept in RAM. A user can write this RAM image (which he or she may have modified) to the EEPROM by issuing a Write-EEPROM-From-RAM command via the IPCB. This command first erases the entire EEPROM, setting all bytes to

hexadecimal value FF. The firmware then does a byte-by-byte copy of the modified RAM image to the EEPROM area, which can take up to 15 seconds. The copy starts at the *second* byte in the EEPROM address space. The *first* byte, which was previously set to FF hex during the erasure, is not overwritten until the copy has been completed, at which time it is set to 00. If the copy is interrupted by a reset before completion, that doesn't happen. Therefore, if the first byte in the EEPROM address space is non-zero it indicates that the EEPROM may be corrupted, and is a failure.

The routine next checks to determine whether or not there was a reset during a user area update. What's stored in the user area is dynamically-changeable data that must be preserved between resets, so this area is part of the EEPROM address space. An update of the user-area should reprogram only the bytes in that section of the EEPROM, one of which is a user-area check byte that functions for the user area in the same way that the first byte of the EEPROM functions for the entire EEPROM. That is, the check byte is initially erased to FF hex, and cleared to 00 when the update is completed. Therefore, a non-zero value of the check byte indicates that the user area may be corrupted, and the diagnostics will flag it as a failure.

The last of the internal tests in the diagnostic routine checks the IPCB. The routine writes a test pattern to the IPCB, then checks to determine whether or not the data was received properly.

At this point, the internal Station Control diagnostics are complete. Audio diagnostic tests may now begin. The Disable LED should light to indicate that the digital hardware tests have been completed, and dashes (---) should be displayed in the front-panel Status window to indicate that audio diagnostics are in progress.

The diagnostic routines first check the Analog-to-Digital (A-to-D) Converters of the microprocessor. If any of the A-to-D Converters fail, the diagnostics should send a *non-fatal* error code to the Status window for display. A non-fatal error that occurs in this section of the diagnostics is handled differently from fatal errors that occurred in the previous section. Once the non-fatal error code is displayed, the operator has two seconds to activate the Acc Dis switch on the front panel of the station. This "freezes" the system at the current stage of the diagnostics, to expedite troubleshooting. (Among its other advantages, this allows audio gating, which may not be possible in normal operation.) If the switch is hit late, freezing the routine at the wrong stage, the operator can simply hit the Reset switch and try again on the next pass.

Failures in all of the remaining tests are non-fatal errors; and should display the appropriate non-fatal error codes in the Status window.

The routine first checks the PL Tone generator circuit. If the 192.8 Hz tone is not present at the appropriate A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the Alert Tone generator. If the 1000 Hz tone is not present at the appropriate A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the Station Control board for PL signal at the transmitter. If the 192.8 Hz tone is not present at the TP4 A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the alert tones at the transmitter. If a 1 KHz test tone shows an unusual characteristic at TP4 while the maximum deviation EEPOT is adjusted, or the test tone is present when it should not be, the test fails.

The routine next checks the receiver audio paths. If a 1 KHz test tone shows an unusual characteristic in the receive path while the receive level EEPOT is adjusted, the test fails.

The routine next uses the alert-tone encoder to apply a 100 Hz tone to the PL-decoder input, and checks for proper waveform at that input. If an unexpected tone period is detected, the test fails.

The routine next tests the receiver and repeater squelch circuits. With loose squelch, the absence of receiver or repeater squelch activity is a failure. With tight squelch, the presence of receiver or repeater squelch activity is a failure. If these tests pass, while retaining the same tight squelch, the diagnostics cause a signal to be looped back to the squelch-detector circuits to simulate receiver quieting. Absence of squelch activity is now a failure.

The routine next checks Line and Receive Audio paths for continuity. A 1000 Hz test tone is used for this purpose, and if it is either there when it shouldn't be, or not there when it should, the test fails. The diagnostics then check the Repeat path in the same way, with the same test tone.

Finally, the diagnostics re-enable the 1000 Hz test tone, and check for it at TP1 (select audio). If it's not there, the test fails. Lastly, the routine disables the tone and checks for it again. This time, the test fails if it is there.

Audio diagnostics are now completed. At this point, the dashes (---) should be blanked from the Status window to indicate this to the operator.

The routine should now attempt to set all EEPOTs to the shadow values kept within EEPROM. If any one EEPOT takes too long to set, that is a fatal error, the relevant fatal error code will be generated and displayed in the Status window, and the system will reset. This is the last point at which an SSCB error can occur. If that doesn't happen, Expansion Reset is now released, allowing the remote boards to begin their own diagnostics. The routine will indicate this by displaying the version number of the Station Control firmware in the Status window.

When each remote board completes its own internal diagnostics, it waits for an instruction from Station Control. This can be either a "shut up" or a "wake up" command. (The routines that control this on remote boards

time-out in 10 seconds. If they receive no commands before time-out, they put their boards into background mode.) At this point in its execution, the diagnostics routine simply orders all remote boards to shut up. If any board refuses to comply, mutiny is assumed and a fatal error results.

While the diagnostic software is attempting to communicate with the remote boards, and also while each remote board is performing its own external diagnostics, the Status window will again display three dashes (—) to indicate this condition.


When all boards have agreed to shut up, Station Control asks the first one (TTRC, if present) to wake up and begin its own external diagnostics. The board has five seconds to send something over the IPCB. This can be its own IPCB test message, a fatal or non-fatal error code, or its firmware version number. Error codes received will be displayed in the Status window (fatal ones, of course, will remain in the window for five seconds before the Station Control board resets the entire station.) Reception of a remote board's firmware version number signals the completion of that board's diagnostics. Before displaying the version number, however, Station Control requests the Station Type and System Version

bytes from the remote board. If any of those bytes don't match what Station Control has stored within its code-plug as the correct value, that is a fatal error. (This check ensures that only compatible boards can be used within a station). If all bytes match, the version number of the board goes up in the Status window, and the next remote board in line is called up to go through the same procedure. This procedure continues until there are no more remote boards in line. Any remote board that refuses to wake on command is, again, assumed to be in rebellion, and will cause a fatal error.




When the firmware version numbers of all remote boards in the station have been displayed in the Status window of the Station Control board, this means that all boards have run and passed their individual diagnostic routines. Having reached this point, `sscb_reset_diags.asm` will turn off the Disable LED, and issue a command to each board in turn to enter its background mode. This is the last chance for a remote board to mutiny by refusing the command, creating a fatal error and resetting the system. Assuming that no remote board chooses to do this, Station Control will now clear the Status window, call a variable-initialization routine, and go into its own background processing mode.

SECURE CAPABLE STATION CONTROL BOARD

DC-DC CONVERTER TROUBLESHOOTING CHART



**SECURE CAPABLE STATION
CONTROL BOARD
RECEIVER AUDIO AND
SQUELCH CONTROL
TROUBLESHOOTING CHART**



SYMBOLS AND ABBREVIATIONS USED IN THE CHART


ALL VOLTAGE MEASUREMENTS ARE DC, UNLESS OTHERWISE STATED. AC VOLTAGES ARE MEASURED WITH AN AVERAGE RESPONDING METER.

- TEST TO BE DONE
- DECISION
- SOURCE OF FAULT
- TS - TROUBLESHOOTING
- U1560-3 - PIN 3 OF U1560
- CW - CLOCKWISE
- CCW - COUNTERCLOCKWISE

- TROUBLESHOOTING PREREQUISITES:**
1. ENERGIZE STATION. RECEIVE SYNTHESIZER MUST BE LOCKED (RX LOCK LED LIT). IF NOT, PERFORM RECEIVER TROUBLESHOOTING PROCEDURE.
 2. PL DISABLE STATION BY PUTTING SWB0D IN THE PL DIS POSITION (UP).
 3. ACCESS DISABLE STATION BY PUTTING SWB01 IN THE "ACC DIS" POSITION. (UP)
 4. PROVIDE A MEANS OF LISTENING TO LOCAL AUDIO. PLUG PORTABLE TEST SET INTO J812.
 5. THERE SHOULD BE NO RF SIGNAL PRESENT AT THE RECEIVER INPUT (DISCONNECT ANTENNA).
 6. WHEN TROUBLESHOOTING IS COMPLETE, READJUST THE AUDIO AND REPEATER SQUELCH SECTION TO PROPER SYSTEM SPECIFICATIONS.


EEP3-46516-0

**SECURE CAPABLE STATION
CONTROL BOARD
BLOCK DIAGRAM**




*Lines with this symbol can be jumpered to control board function

SECURE CAPABLE STATION CONTROL BOARD BLOCK DIAGRAM



TEPS-48165-0
SHEET 2 OF 2

SECURE CAPABLE STATION CONTROL BOARD CIRCUIT BOARD DETAIL



J800 PIN OUT DETAIL

4Quad 1 Audio	39	40	Audio Ground
Audio Gnd	37	38	Rx1 Audio
Rx2 Audio	35	36	Tx Audio
Local Audio	33	34	Tx Data Audio
GOC/RAC Data Audio	31	32	Select Audio
Quad 2 Audio	29	30	Diversity Audio
Audio Spare	27	28	Gen Tx Data
Logic Spare	25	26	Audio Spare
Shut Down	23	24	DS *
Logic Gnd	21	22	B0 *
B0A *	19	20	B01 *
B0B *	17	18	B02 *
BA2	15	16	BA3
BA0	13	14	BA1
IRPB	11	12	Expansion Reset *
Audio Gnd	9	10	Audio Gnd
Audio Gnd	7	8	Audio Gnd
+++	5	6	Audio Gnd
A++	3	4	A++
A++	1	2	A++

J802 PIN OUT DETAIL

1 Logic Gnd	2 Tx Strobe
2 Logic Gnd	Sx1 Strobo
3 MRTI Monitor *	SA1
4 Logic Gnd	SA2
5 MRTI PTT *	20
6 Logic Gnd	18
7 PA Power	17
8 PA On	16
9 In MRTI Audio	15
10 Logic Gnd	14
11 Out MRTI Audio	13
12 MRTI Rx Carrier	12
13 MRTI Inhibit	11
14 MRTI Aux Indicate	10
15 N.C.	9
16 A++	8
17 A++	7
18 Audio Gnd	6
19 N.C.	5
20 N.C.	4

J803 PIN OUT DETAIL

40 Audio Gnd	39 +5V
N.C.	38 Key Battery Gnd
36 N.C.	37 Coded Rx Level *
34 Secure Alert Tones	36 Coded Rx Level *
32 Coded Mod Level *	35 Level Inc
30 _level U/D *	34 IFAG
28 In MRTI Audio	33 Quad Audio
N.C.	32 DS *
BA0	31 BA3 *
BA2	30 BA1 *
B00 *	29 B02 *
B02 *	28 B01 *
18 B00 *	27 B03 *
16 Logic Gnd	26 HSR Syn
14 Logic Gnd	25 HSR Clock
12 Logic Gnd	24 HSR from Secure
10 Logic Gnd	23 HSR In
8 _cod1 Audio	22 Coded Mod Audio
Raw Tx Audio	21 Tx Audio
Secure Rx Audio	20 +9.6V
Audio Gnd	19 Audio Gnd
2	18

J804 PIN OUT DETAIL

34 Audio Gnd	33 +5V
32 A++	32 +5V
30 Gen Tx Data	31 Mute
28 Expansion Reset *	30 Connect Tone Audio
IRPB	29 DS *
BA0	28 BA1
BA2	27 BA3
B01 *	26 B0 *
B02 *	25 B03 *
18 Logic Gnd	24 HSR Syn
16 Logic Gnd	23 HSR Clock
14 Logic Gnd	22 HSR from TTRC
12 Logic Gnd	21 HSR Out
10 Logic Gnd	20 TKG Mod Audio
8 Quad Audio	19 Tx Audio
Raw Tx Audio	18 Tx Audio
Line Audio	17 +9.6V
Audio Gnd	16 A++
2	15

J812 PIN OUT DETAIL

6 PCB	5 Spkr Audio
MIC PTT *	4 MIC Audio
Audio Ground	2 Logic Ground

TRANSISTOR DETAILS (TOP VIEW)

4800869610	1 -EMITTER
4800869620	2 -BASE
4800869640	3 -COLLECTOR
4811043C05	
4811043C06	

J801 PIN OUT DETAIL

26 Tx Strobe	25 Rx1 Strobo
24 SA1	23 SA2
22 SA2	21 SD1
20 SA1	19 SD0
18 Tx Loop	17 Rx1 Lock *
16 PA Key *	15 Rx1 Loop
14 PA On *	13 AGC Ref (*800/896)
12 Full Power *	11 Rx2 Strobo
10 Tx Lock *	9 Antenna Relay Enable *
8 Raw Rx2 Audio	7 Raw Rx1 Audio
N.C.	6 Tx Mod Audio
4 Rx2 Lock *	3 +9.6V
2	1

J802 PIN OUT DETAIL

1 -DRAIN
2 -SOURCE
3 -GATE

J804 PIN OUT DETAIL

1 -EMITTER
2 -BASE
3 -COLLECTOR

J812 PIN OUT DETAIL



1 -CATHODE
2 -ANODE
3 -GATE

ASIC SOCKET DETAIL

11	9	7	5	3	1	83	81	79	77	75		
12	13	10	8	6	4	2	84	82	80	78	76	74
14	15											
16	17										71	70
18	19										69	68
20	21										67	66
22	23										65	64
24	25										63	62
26	27										61	60
28	29										59	58
30	31										57	56
32	34	36	38	40	42	44	46	48	50	52	55	54
33	35	37	39	41	43	45	47	49	51	53		

VP SOCKET DETAIL

7	5	3	1	51	49	47			
9	8	6	4	2	52	50	48	46	
10	11							45	44
12	13							43	42
14	15							41	40
16	17							39	38
18	19							37	36
20	22	24	26	28	30	32	35	34	
21	23	25	27	29	31	33			



SHOWN FROM COMPONENT SIDE
 OL - TEPS - 48145-0
 BD - TEPS - 48146-0


NOTE:
 AN ASTERISK (*) FOLLOWING A SIGNAL NAME INDICATES AN ACTIVE LOW LEVEL SIGNAL.

NOTE: SHADED AREA INDICATES DEFAULT JUMPER POSITION.

SHOWN FROM SOLDER SIDE

OL - TEPS-48148-0
 BD - TEPS-48147-0

SECURE CAPABLE STATION CONTROL BOARD SCHEMATIC DIAGRAM




- NOTES:**
1. Unless otherwise specified, all resistor values are in ohms and capacitor values in microfarads.
 2. An asterisk (*) after a line over a signal name indicates an active low level signal.
 3. Parts not included on standard kits, but may be added for special applications.

TEPS-48149-0 SHEET 1 OF 4

SEE NOTE 3

Use either 2w, .62 ohm or 3w, 1.0 ohm


SECURE CAPABLE STATION CONTROL BOARD SCHEMATIC DIAGRAM



NOTES:
 1. Unless otherwise specified, all resistor values are in ohms and capacitor values in microfarads.
 2. An asterisk (*) after or a line over a signal name indicates an active low level signal.
 3. Parts not included on standard kits, but may be added for special applications.
 4. R802/R808 (0 ohm chip resistors) are populated according to SRAM type:
 32K SRAM: R802 0Ω, R808 0Ω
 64K SRAM: R802 1Ω, R808 0Ω


TEPS-48146-B
 SHEET 2 OF 4

SECURE CAPABLE STATION CONTROL BOARD SCHEMATIC DIAGRAM



NOTES:
 1. Unless otherwise specified, all resistor values are in ohms and capacitor values in microfarads.
 2. An asterisk(*) after or a line over a signal name indicates an active low level signal.
 3. Parts not included on standard kits, but may be added for special applications.

**SECURE CAPABLE STATION
CONTROL BOARD
SCHEMATIC DIAGRAM**



- NOTES: 1. Unless otherwise specified, all resistor values are in ohms and capacitor values in microfarads.
 2. An asterisk(*) after a line over a signal name indicates an active low level signal.
 3. Parts not included on standard kits, but may be added for special applications.
 4. These part values change depending on kit used

PART	TLN3100A	TLN3100B	TLN3102A
VR1532	3.3V	3.3V	2.7V
VR1533	3.3V	3.3V	2.7V
R1525	39K	50K	100K
R1526	50K	50K	330K
R1527	100K	150K	20K
R1528	100K	100K	120K
R1529	220K	470K	220K
R1530	100K	100K	22K
R1531	100K	100K	100K
R1532	220K	470K	220K
R1533	100K	100K	22K
R1534	100K	100K	100K
R1535	220K	470K	220K
R1536	100K	100K	100K
R1537	100K	100K	100K
R1538	100K	100K	100K
R1539	100K	100K	100K
R1540	100K	100K	100K
R1541	100K	100K	100K
R1542	100K	100K	100K
R1543	100K	100K	100K
R1544	100K	100K	100K
R1545	100K	100K	100K
R1546	100K	100K	100K
R1547	100K	100K	100K
R1548	100K	100K	100K
R1549	100K	100K	100K
R1550	100K	100K	100K
R1551	100K	100K	100K
R1552	100K	100K	100K
R1553	100K	100K	100K
R1554	100K	100K	100K
R1555	100K	100K	100K
R1556	100K	100K	100K
R1557	100K	100K	100K
R1558	100K	100K	100K
R1559	100K	100K	100K
R1560	100K	100K	100K
R1561	100K	100K	100K
R1562	100K	100K	100K
R1563	100K	100K	100K
R1564	100K	100K	100K
R1565	100K	100K	100K
R1566	100K	100K	100K
R1567	100K	100K	100K
R1568	100K	100K	100K
R1569	100K	100K	100K
R1570	100K	100K	100K
R1571	100K	100K	100K
R1572	100K	100K	100K
R1573	100K	100K	100K
R1574	100K	100K	100K
R1575	100K	100K	100K
R1576	100K	100K	100K
R1577	100K	100K	100K
R1578	100K	100K	100K
R1579	100K	100K	100K
R1580	100K	100K	100K
R1581	100K	100K	100K
R1582	100K	100K	100K
R1583	100K	100K	100K
R1584	100K	100K	100K
R1585	100K	100K	100K
R1586	100K	100K	100K
R1587	100K	100K	100K
R1588	100K	100K	100K
R1589	100K	100K	100K
R1590	100K	100K	100K
R1591	100K	100K	100K
R1592	100K	100K	100K
R1593	100K	100K	100K
R1594	100K	100K	100K
R1595	100K	100K	100K
R1596	100K	100K	100K
R1597	100K	100K	100K
R1598	100K	100K	100K
R1599	100K	100K	100K
R1600	100K	100K	100K
R1601	100K	100K	100K
R1602	100K	100K	100K
R1603	100K	100K	100K
R1604	100K	100K	100K
R1605	100K	100K	100K
R1606	100K	100K	100K
R1607	100K	100K	100K
R1608	100K	100K	100K
R1609	100K	100K	100K
R1610	100K	100K	100K
R1611	100K	100K	100K
R1612	100K	100K	100K
R1613	100K	100K	100K
R1614	100K	100K	100K
R1615	100K	100K	100K
R1616	100K	100K	100K
R1617	100K	100K	100K
R1618	100K	100K	100K
R1619	100K	100K	100K
R1620	100K	100K	100K
R1621	100K	100K	100K
R1622	100K	100K	100K
R1623	100K	100K	100K
R1624	100K	100K	100K
R1625	100K	100K	100K
R1626	100K	100K	100K
R1627	100K	100K	100K
R1628	100K	100K	100K
R1629	100K	100K	100K
R1630	100K	100K	100K
R1631	100K	100K	100K
R1632	100K	100K	100K
R1633	100K	100K	100K
R1634	100K	100K	100K
R1635	100K	100K	100K
R1636	100K	100K	100K
R1637	100K	100K	100K
R1638	100K	100K	100K
R1639	100K	100K	100K
R1640	100K	100K	100K
R1641	100K	100K	100K
R1642	100K	100K	100K
R1643	100K	100K	100K
R1644	100K	100K	100K
R1645	100K	100K	100K
R1646	100K	100K	100K
R1647	100K	100K	100K
R1648	100K	100K	100K
R1649	100K	100K	100K
R1650	100K	100K	100K
R1651	100K	100K	100K
R1652	100K	100K	100K
R1653	100K	100K	100K
R1654	100K	100K	100K
R1655	100K	100K	100K
R1656	100K	100K	100K
R1657	100K	100K	100K
R1658	100K	100K	100K
R1659	100K	100K	100K
R1660	100K	100K	100K
R1661	100K	100K	100K
R1662	100K	100K	100K
R1663	100K	100K	100K
R1664	100K	100K	100K
R1665	100K	100K	100K
R1666	100K	100K	100K
R1667	100K	100K	100K
R1668	100K	100K	100K
R1669	100K	100K	100K
R1670	100K	100K	100K
R1671	100K	100K	100K
R1672	100K	100K	100K
R1673	100K	100K	100K
R1674	100K	100K	100K
R1675	100K	100K	100K
R1676	100K	100K	100K
R1677	100K	100K	100K
R1678	100K	100K	100K
R1679	100K	100K	100K
R1680	100K	100K	100K
R1681	100K	100K	100K
R1682	100K	100K	100K
R1683	100K	100K	100K
R1684	100K	100K	100K
R1685	100K	100K	100K
R1686	100K	100K	100K
R1687	100K	100K	100K
R1688	100K	100K	100K
R1689	100K	100K	100K
R1690	100K	100K	100K
R1691	100K	100K	100K
R1692	100K	100K	100K
R1693	100K	100K	100K
R1694	100K	100K	100K
R1695	100K	100K	100K
R1696	100K	100K	100K
R1697	100K	100K	100K
R1698	100K	100K	100K
R1699	100K	100K	100K
R1700	100K	100K	100K

END OF DOCUMENT