

instruction manual revision

GENERAL:

This revision outlines changes that have occurred since the printing of your instruction manual. Use this information to correct your manual.

INSTRUCTION MANUALS AFFECTED:

68P81082E20-A MSF 5000

Digital Capable Station

132-174 MHz, 125 or 350 Watts

68P81082E10-O *MSF 5000*

Digital Capable Station

403-475 MHz, 6, 15, 40, 75 or 110 Watts Continuous Duty

REVISION DETAILS:

In the MSF 5000 Digital Capable Stations, 132-174 MHz, manual no. 68P81082E20-A, insert section no. 68P81083E92-O directly behind the Control Tab in front of section 68P81082E93-O.

In the MSF 5000 Digital Capable Stations, 403-475 MHz, manual no. 68P81082E10-O, insert section no. 68P81083E92-O directly behind the SSCB Module Tab in front of section 68P81082E93-O.

ATTACHMENTS:



SECURE CAPABLE STATION CONTROL BOARD

MODELS TLN3182A TLN3188A TLN3189A

1. INTRODUCTION

1.1 OVERVIEW

This document describes the operation of the Secure capable Station Control Board (SSCB), which has been designed for use in the Digital MSF 10000 repeater/base station. The kit number of the SSCB depends upon the frequency band of the station in which the SSCB is used:

TLN3182A - VHF/UHF NB TLN3188A - UHF TLN3189A - VHF

The SSCB is housed in the control tray attached to the top of the RF tray, and is compatible with the Trunked Tone Remote Control (TTRC) board (TLN3185A, TLN3114A) as well as the optional Secure Module (TLN3045A). The SSCB also maintains compatibility with all existing optional expansion modules which can be housed in an expansion tray attached to the top of the control tray.

2. FUNCTIONAL DESCRIPTION

2.1 DC-DC CONVERTER

2.1.1 Operation

The dc-dc converter is a current-mode controlled forward converter operating at 200 kHz. It produces +5 V for the SSCB and the other connected control tray boards. It also incorporates various self- and system protection features. Input to the converter is the Aux 13.8 V (A++) voltage. Reference voltage for the circuit is generated internal to the control chip, U843. System protection features are handled by U842C for overvoltage faults, U842B for under voltage faults, and U842A for insufficient A++ voltage to protect against over discharge of batteries during battery revert. U842A also provides a test function (Reset_switch*) which allows the converter to run regardless of the input voltage, and concurrently resets the station.

While any of the above fault conditions hold the station reset, only the overvoltage condition will force the converter to shut down. In this case, the converter will turn off and allow the 5 V to discharge down to approximate-

ly 2 V before attempting to restart. For a hard fault, the supply will continuously turn off and attempt restart while holding the station in the reset mode. Overcurrent protection for the power supply is provided automatically on a pulse-by-pulse basis due to the current mode control topology (U843-pin 3).

2.1.2 Troubleshooting

In the event of incorrect voltage measured at TP6, Jumper JU12 can be removed to disconnect the station load from the power supply as well as isolating part of the protection circuitry. Before doing this, the type of fault should be determined. If the supply is cycling on and off from approximately 2 V to 6 V, the most likely failure is in the feedback divider network (R2, R7). Either R2 is open or the wrong value, or R7 is shorted or the wrong value. If the fault disappears when the jumper is removed, the problem is in the protection circuit (U842C and associated components).

Overvoltage faults can be caused by any series element from T1 to JU12, as well as feedback divider network errors and failures in the control and driver circuitry on the primary side of the transformer. Overcurrent faults caused by short circuits external to the power supply can be isolated by removal of JU12. Since the supply goes into a fold-back mode during overcurrent, the output voltage drops very rapidly once the current limit threshold value is reached (approximately 1.5 amps). Problems with the station stuck in reset mode with valid +5 V present at TP6 are most likely caused by circuitry associated with U842B, U842D, Q706, or Q705.

2.2 AUDIO PROCESSING SECTION

The Audio Processing section consists of three parts: receive audio processing, transmit audio processing, and audio routing.

2.2.1 Receive Audio Processing Section

2.2.1.1 OPERATION

The schematic diagram for this section is on the top left part of Sheet 4. The input to the receive audio processing section is baseband audio, which is demodulated from the RF signal by the receiver in the RF tray.

2.2.1.2 TROUBLESHOOTING

When a strong RF signal is applied to the receiver, the demodulated baseband FM (audio) should be present at

© Motorola, Inc. 1990 All Rights Reserved Printed in U.S.A. technical writing services

1301 E. Algonquin Road, Schaumburg, IL 60196

68P81083E92-O 8/31/90-UP

RX1 AUDIO (U811-14). For an RF signal with 60% deviation at a 1 kHz modulation frequency, the RX1 AU-DIO level should be about 350 mV rms. If this audio is not present, first check the +9.6V supply on TP5 and the VB bias level on U819-12. Next, verify that JU11 is in the proper position. Also check the signal at TP3 QUAD AUDIO, which is not filtered or gated. This signal should have a level of about 300 mV rms. If audio is present at TP3 but not at U811-14, try adjusting the Rx level digital pot U824. If none of these methods works, one of the circuit blocks in the receive audio processing section may have malfunctioned. Each of the following blocks may be checked on an input-to-output basis and repaired if found faulty: PL filter U841, digital pot U824, expander U815, flutter-fighter hybrid HY804, audio gate U811, and op-amps U818 and U819.

2.2.2 Transmit Audio Processing Section

2.2.2.1 OPERATION

The schematic diagram of the transmit audio processing section is shown on the top right part of Sheet 3. The output of this section is TX MOD AUDIO, which is sent to the FM modulator to be impressed upon the RF output of the transmitter, and sent out over the air. This section has several inputs that originate from the SSCB audio routing circuitry.

2.2.2.2 TROUBLESHOOTING

When a large audio signal is applied to the microphone input with a local PTT, the limited and filtered audio sig-

nal should be present on TX MOD AUDIO at TP4. If this audio is not present, check the +9.6V supply at TP5 and the VB bias level at U838-5. If the TX MOD AU-DIO signal is not found, make sure the mic audio is present at the Tx audio summing amp output U814-1. If this signal is absent, check the Audio Routing Section described in the next paragraph. Also check the signal at U838-7, which should be in full limit (driving the opamp to its supply rails). Trace the flow of this signal through the splatter filter (U838-7, U838-1, U837-7, U8200-1). The splatter filter output should be similar in peak to peak amplitude to the limiter output, but not so much of a square wave (that is, closer to sinusoidal). If audio is present at U8200-1 but not at TP4, try adjusting the Max Deviation level digital pot, U831. If none of these methods works, one of the circuit blocks in the transmit audio processing section may have malfunctioned. Each of these blocks may be checked on an input to output basis, and any bad ones repaired or replaced.

2.2.3 Audio Routing section

2.2.3.1 OPERATION

Most of the audio routing section is shown on the left half of schematic Sheet 3. Its primary function is to properly distribute audio signals from all sources to all destinations connected to the SSCB. The audio routing section operates on the following audio inputs and outputs, as shown in Tables 1 and 2.

Table 1. Audio Input Description

Inputs	Description		
TX AUDIO	Notch filtered audio from TTRC wireline		
IN MRTI AUDIO	Audio from MRTI phone patch		
LOCAL AUDIO	General purpose audio to/from expansion modules (also common with MIC AUDIO signal)		
MIC AUDIO	Audio from local user microphone		
RX1 AUDIO	Audio from receive audio processing section		
ALERT TONE AUDIO	Audio from alert tone encoder on SSCB		
SECURE RX AUDIO	Audio from optional secure board for speaker/wireline		
RX2 AUDIO	Processed audio from optional 2nd revr board		
CODED MOD AUDIO	Audio from optional secure board to be transmitted		
TKG MOD AUDIO	TDATA/failsoft from TIRC to be transmitted		
SEC ALERT TONES	Tones from option secure board (encode/decode only)		
TX DATA AUDIO	General purpose data from expansion modules		
GCC DATA AUDIO	1200 or 4800 baud data from optional GCC		
RAW TX AUDIO	Unfiltered audio from TTRC wireline		
PL ENCODE AUDIO	Audio from PL/connect tone encoder on SSCB		
RAC_LN_AUD	Encoder output of optional RAC expansion module		

Table 2. Audio Output Description

Outputs	Description				
SUMMED TX AUDIO	Audio to transmit audio processing section				
LINE AUDIO	Audio to TTRC wireline				
SELECT AUDIO	Volume adjusted audio to expansion modules (especially DMP speaker)				
OUT MRTI AUDIO	Audio to MRII phone patch				
SPKR AUDIO	Amplified audio to local user speaker				
TX AUDIO	Wireline audio to secure board for encryption and to expansion modules				
RAW TX AUDIO	Unfiltered wireline audio to optional secure transparent board				
LOCAL AUDIO	Local audio to optional secure board for encryption				
IN MRTI AUDIO	Audio from MRII phone patch to secure board for encryption				

Some audio inputs are enabled using audio gates, which respond to various PTT and squelch conditions as shown in Table 3. Some other audio inputs are enabled using 3 pin jumpers (see jumper table). TX DATA AUDIO can be summed into the SSCB transmit path before or after the maximum deviation adjust circuit (JU4). GCC DATA AUDIO can be routed through the pre-emphasis/splatter filter path for 1200 baud data or after the maximum deviation adjust for 4800 baud data (JU6).

Table 3. Audio Gate Enabling

Condition	Audio Gate		
TX AUDIO	U810A		
IN MRTI AUDIO	U817B		
LOCAL/MIC AUDIO	U810C		
RX1 AUDIO	U810B		
ALERT TONE AUDIO	U817C/U817D		

2.2.3.2 TROUBLESHOOTING

The routing performed in this section depends on the configuration of the SSCB in the station. This configuration is determined by two factors: code plug programming and jumper settings. If the audio routing section is not performing as expected, one of these two factors is most likely to be the problem. Refer to the jumper table to determine proper jumper settings, and refer to the software description for proper code plug programming. If these two items are found to be correct, and audio routing problems still exist, the circuitry in this section should be checked.

First, check the +9.6V supply at TP5 and the VB bias level at U810–1. If an audio gate does not operate as expected, check the audio gate control input. A high level (about +9.6V) at the control inputs of T-gates U810, U811, and U812 allows audio to pass through the positive gate (no bubble shown at the input) and shuts off the signal from passing through the negative gate (with a bubble). Conversely, a low level on the control input allows audio to pass through the negative gate and shuts off the positive gate. Thus, for audio gate U817, a high level (about +9.6V) at the control input allows audio to

pass, and a low level shuts it off. If the control input is correct, but the gate does not respond properly, the audio gate IC is probably bad. If the control input is not as expected, check the level shifters U813 and U816. These ICs shift the 0–5V ASIC control outputs to the 0–9.6V levels required by the audio gates. A low voltage on the input of the level shifter should drive the output low, and a +5V level on the input should drive the output to +9.6V. If that's not what happens, the level shifter IC is probably bad. If none of the foregoing checks isolates the cause of the audio routing problem, check quad summing amp U814. If audio is present on the resistor inputs but not on the outputs, and the +9.6V and VB levels are correct, U814 is probably bad.

2.3 SQUELCH CIRCUITRY

The squelch detection circuitry on the SSCB responds to the signal strength of the incoming receiver audio. The QUAD AUDIO signal from TP3 is routed both to the receiver and to the repeater squelch detectors. These detectors drive control lines to the logic section, which are used in keyup and gating arbitration. For information on PL and DPL coded squelch operation, refer to the logic section of this description.

2.3.1 Troubleshooting

Properly operating squelch detectors should indicate squelch conditions when an RF signal below the adjusted threshold is being received. The detectors should unsquelch as soon as the signal strength goes above the set level. If the squelch circuit malfunctions, first try adjusting the digital pots in the receiver and repeater squelch detection circuits. A relatively easy and quick way to check the operation of the squelch circuitry is to use the ACC DIS switch on the front panel to enable the front panel Squelch control. With no RF input to the station, a noisy signal should appear on TP3 OUAD AUDIO. With the Squelch control fully CW, this noisy input should squelch the receive audio. With the Squelch control full CCW, the detector should not squelch the receiver, and the noisy signal should pass through to the speaker. If the receive channel has PL/ DPL connect tone enabled, the PL DIS switch must also be used to hear the signal at the speaker. If these simple checks don't isolate the source of a squelch problem, refer to the squelch troubleshooting chart in the manual.

2.4 LOGIC HARDWARE SECTION

The logic hardware description can be broken down into five broad parts: microprocessor core, data communications circuitry, tone encoders/decoders, general I/O, and reset circuitry.

Many of the functions of the logic section are implemented with Application Specific Integrated Circuits (ASICs). The SSCB uses two of these custom ASICs, which were specifically designed for this product. The ASICs can operate in one of two modes, depending on the state of the MODE pin (18). U801 operates in the standard mode (with MODE pulled high), and serves as a specialized microprocessor support chip, with additional I/O and data communication features. U802 operates in the I/O mode (with MODE pulled low), and serves as an addressable collection of input buffers and output latches.

2.4.1 Microprocessor Core

The schematic diagram of the microprocessor core is located on Sheet 2. Its function is to run the software that controls the station. Most of the core functions are carried out using five integrated circuits.

2.4.2 Data Communications Circuitry

The SSCB logic section communicates with other modules in the station through three primary channels; the IPCB, the MUXbus, and the high speed ring (HSR).

2.4.3 General Input/Output

The SSCB logic section has a great deal of input/output (I/O) capability, which is needed to control station functions and monitor station status. The I/O section also allows a local user to change the state of the station, and to observe station status conditions.

2.4.4 Tone Processing

2.4.4.1 TONE ENCODING AND DECODING

Two 4-bit encoders are included on the SSCB. They are driven by 8-bit latch OL10 from the I/O ASIC. The tone decoding capabilities of the SSCB are complementary to its tone encoding functions. The SSCB detects incoming PL tones or DPL codewords in a conventional coded squelch system, and incoming connect/disconnect tones in a trunked system. These tones and/or codewords are part of the receiver modulation.

2.4.5 Reset Circuitry

The power up reset circuitry is shown on the bottom of schematic Sheet 1. A block diagram of this section is also shown in Figure 1.

DELAYED RESET is inverted by Q822 to form EX-PANSION RESET*, which should hold other control tray boards and expansion modules in reset during SSCB self-diagnostics. The microprocessor can also activate EXPANSION RESET* during normal program execution, by turning on Q823 with a general purpose output pin.

2.4.6 Logic Hardware Troubleshooting

The SSCB software is capable of generating several error codes on the front panel seven segment display. Refer to the SSCB software description section for a list of these diagnostic error codes.

If there is a suspected failure in the SSCB logic section first check the +5V power supply pins on each of the logic devices U800 through U804, and on U807. Next, look at the RESET* line at TP10. This line should be at a steady high, with no superimposed pulses. Also look at the DELAYED RESET line, which should be at a steady low with no superimposed pulses. If the signals on the reset lines are not as expected, check to see that ICs U800 through U804 are all properly seated in their sockets. (Improper seating is especially likely for 28-pin DIP U803.) Also verify that EPROM U803 is programmed with the correct version of the software for the particular SSCB being worked on. (U803 must be compatible with the EEPROM codeplug programming internal to U800, or the system will not work) Next, check to see that the address timing signals (A0-A7) for the demultiplexed low order address bus are present at the relevant outputs of U801 (pins 66-73). If the A0-A7 address timing signals are not found, ASIC U801 is probably bad. If ASIC U801 and EPROM U803 both seem to be OK, and the RESET* line is high, next check microprocessor U800. A properly functioning U800 will drive the E line (U800-5) with a 1.9872 MHz square wave. If all these chips seem to be functioning properly, check ASIC U802 for data bus inputs as well as correct output latch levels.

If an error code indicates that there is a problem with the HSR, first verify that JU1 and JU2 are installed in the correct positions. Next, verify that HSR CLK is an E/2 frequency square wave, and that HSR SYN goes high every 40 HSR CLK cycles. If these signals seem to be correct, but HSR problems still exist, remove the modules from J804 and/or J803, and place JU1/JU2 in the HSR loopback position (JU1 alternate, JU2 normal position). If the error code persists with all other modules disconnected and the HSR looped back by JU1/JU2, then U801 is probably bad.




Figure 1. Reset Block Diagram

If problems are encountered with the MUXbus, verify that DS* is a 3105 Hz square wave and that the address lines are being driven. The address nibble BA0-BA3 must be incremented modulo-16 for proper operation. This means that the BA0 line (which toggles at DS*/2 rate = 1553 Hz) should toggle twice as fast as BA1 $(DS^*/4 = 776 \text{ Hz})$, which is twice as fast as BA2 $(DS^*/8)$ = 388 Hz), which is twice as fast as BA3 (DS*/16 = 194Hz). To verify proper MUXbus data generation, the SSCB can be forced to write to the MUXbus BD0*-BD3* bits. When a MUXbus data bit is set at only one MUXbus address, the signal on the specific MUXbus data pin should be a short low-going pulse from the 5V high level, repeating at a frequency of DS*/16 = 194Hz. The following chart indicates one way to force the SSCB to drive a MUXbus data bit at only one address: If these signals cannot be verified, ASIC U801 is probably bad.

Table 4. MUXbus Addressing

Signal	Action		
BD0* (U801-38)	depress XMIT switch		
BD1* (U801-39)	depress XMIT switch		
BD2* (U801-40)	ground TP9 (LOC PTT)		
BD3* (U801-41)	set to CH1-using ACC DIS, SELECT/CHANGE switch		

The procedures for troubleshooting the tone encoders/decoders and wattmeter buffers are similar to those already suggested for troubleshooting the audio sections. Each circuit block can be analyzed on an input to output basis, and any malfunctions isolated and repaired.

When a PL signal is present on the receive audio, the PLDECODE DATA (U800-32) signal should be a 0-5V

square wave of the same frequency. An easy way to verify the wattmeter buffer operation is to monitor the buffer outputs (FWD PWR U806–8 and RFL PWR U806–14). The DC levels on these outputs should respond to front panel Po power adjustments while the transmitter is keyed. The tone encoders can be checked by looking at the output of the D/A filters. When an alarm condition is present, an alert tone sine wave burst should be visible at U818–1. Alarm tones can be generated by setting DMP bits at MUXbus address 12. When PL/DPL/connect tones are being generated, a sine wave should be visible at U8200–1. DPL code 031 can be generated by keying the station with a LOC PTT with the station set to channel 1, mode 1.

2.5 SOFTWARE DESCRIPTION

The Station Control board firmware begins execution at the location contained in its RESET vector whenever the station powers-up or is reset. This location is the beginning of the main background routine of the Station Control board firmware. Once initialized, this routine is basically nothing but an endless loop (the background) which calls all of the non-interrupt-driven routines. However, at its beginning, the firmware calls a startup diagnostics module, "sscb_reset_diags.asm," which runs to completion before the background loop begins. As the name implies, this module performs diagnostic tests of the Station Control board. When the diagnostics begin (i.e.: immediately upon station powerup), all segments and digits of the three digit, seven segment Status display LED should light, and stay lit until the circuitry that drives the display has been verified. This indicates that the Station Control board has started its diagnostics.

The sscb_reset_diags.asm routine must initialize some of the registers in the microprocessor before the actual hardware diagnostic tests can start. These registers determine the microprocessor's Computer Operating Properly (COP) watchdog time—out time; set up the Serial Communications Interface (SCI) to communicate at the same baud rate and with the same message protocol as the other boards on the Inter–Processor Communications Bus (IPCB), and set up a service to bypass the flag that normally tells the board to access its EEPROM.

When initialization is complete, the routine sets an output pin to hold the Expansion Reset line active. This prevents the on-board circuitry that activated Expansion Reset immediately upon Station reset or power-up from releasing the line after about 200 milliseconds, which would hold any and all remote boards in reset. The Station Control board diagnostics now begin. Since these tests can yield a number of error conditions, errors are indicated either by flashing the Station Control board's entire Status display or by displaying a formatted error code within the Status window. There are two types of error classes: fatal and non-fatal. Fatal errors are severe enough to prevent proper operation of the Station Control board, and cause the Station Control board to reset. Non-fatal errors, however, are just warnings. They are not severe enough to prevent operation, and should not cause a reset.

Failures of some of the initial diagnostics tests described below are indicated by flashing of the entire Status display. At this point, the operation of the display-driving circuitry, IRQ-interrupts, and external RAM has not yet been verified. The display-driving circuitry and IRQ interrupts are required for displaying error codes within the Status window, and the external RAM is needed to hold the error codes for display. The Status window display cannot be used until those tests have been done.

All failures that flash the entire Status display are fatal errors. For each error of this type that it finds, the sscb reset diags.asm routine calls a specific error handler routine, which contains a number peculiar to that error. The error handler flashes the Status display for that specific number of repetitions, to identify the error. It then goes into a wait condition, not servicing the COP timer, which eventually times-out and resets the Station Control board. Failures that display error codes in the status window, on the other hand, may be fatal or non-fatal. When sscb_reset_diags.asm detects an error of that type, it calls a different error handler routine, which writes an error code value to the front-panel Status window. If the error code is fatal, the Station Control firmware displays it for five seconds and then stops servicing its COP timer. Again, COP eventually timesout and resets both the Station Control Board and, via the Expansion Reset line, any board(s) connected to it. If the error code is non-fatal, the Station Control firmware displays it for two seconds and continues without a reset.

If a fatal error is left uncorrected, the test that found it will, of course, fail again, re-display the same error code, and once more reset. This is an endless cycle that will continue until the failure is corrected.

Sscb_reset_diags.asm checks two major sections of the Station Control board hardware: the digital hardware and the audio hardware. Internal digital diagnostic tests are done first, followed by external digital diagnostic tests, followed by audio diagnostic tests. All tests are performed after every Station Control board reset. Internal digital diagnostic tests are tests which verify operation of the Station Control board's digital circuitry as stand-alone hardware. External digital diagnostic tests verify operation of the Station Control board's digital circuitry as part of the overall Station Control Tray. Finally, audio diagnostic tests verify operation of the Station Control board's audio circuitry.

The first internal digital diagnostic test checks that the segment-select lines of the Status display and the internal IRQ signal are working properly. If not, the specific error handler called should flash the entire display twice, then reset the board.

The second internal digital diagnostic test checks that each of the eight bits in every byte of the external RAM can be toggled high and low. After each RAM byte is checked, it is cleared so that all RAM bytes will initially be zero when the diagnostics are complete. If any external RAM byte fails this test, the specific error handler called should flash the entire display four times, then reset the board.

The third internal digital diagnostic test checks that the IRQ (Interrupt Request) is working. The IRQ interrupt

should be generated whenever 640 microprocessor Ecycles have been clocked by the MUXbus-driving portion of the standard ASIC. It should occur every 320.061 µsec (640 cycles at 1,987,200 cycles per second). It signals the Station Control board that new MUXbus data is ready to be read, updates the Station Control Software System Timer, and controls the multiplexing of the front-panel display. If this interrupt test fails, the specific error handler called should flash the entire display twice, then reset the board. If it passes, the front-panel display, which should have shown three eights (8.8.8.) up to this point, should become blank.

The fourth internal digital diagnostic test checks that each of the eight bits in every byte of the internal RAM in the microprocessor can be toggled high and low. After each RAM byte is checked, it is cleared so that all RAM bytes will initially be zero when the diagnostics are complete. If any byte fails to pass this test, an error handler routine is called to write the relevant fatal error code to the front-panel Status window. (This and all the following diagnostic tests display their results in the Status window, since at this point the display circuitry has passed its diagnostic tests and is, therefore, available.)

The next section of the sscb_reset_diags.asm routine checks the microprocessor configuration, i.e. checks the information stored in its CONFIG register. If the information is wrong, the routine checks to determine whether or not it can be corrected without total erasure. If so, sscb_reset_diags.asm makes the correction and writes a fatal error code to the Status window. If not, sscb_reset_diags.asm erases the CONFIG register, which erases the entire internal EEPROM, and reprograms CONFIG for the desired features. (Note that erasing the CONFIG register erases the entire internal EEPROM, which is the codeplug.) The routine then writes a different fatal error code to the Status window. In either case, COP will then time-out and reset the system.

Being reset will, of course, restart the diagnostics (i.e.: repeat sscb_reset_diags.asm). However, since the CONFIG register was (ideally) corrected before the system reset, this test should not fail on the second pass. Note, though, that if the internal EEPROM was erased, the Station Control firmware may get caught in a fatal error loop due to some other error.

Unless otherwise specified, failures in all the following tests are fatal errors. When one of these happens, the diagnostics write a fatal error message to the status window, and reset the system. In fact, until the problem is corrected, the system may be expected to continually recycle the diagnostic routines, failing and resetting repeatedly at the same point, which is the "fatal error loop" referred to above.

The diagnostic routine next calculates the single-byteadd checksum of the Station Control firmware. The test fails if this calculated checksum does not match the value stored in the Station Control firmware. Sscb_reset_diags.asm next tests the Standard and I/O ASICs. The ASIC tests are considered to be internal tests, meaning that each ASIC is tested as a stand-alone device; i.e.: all outputs are looped back to the inputs. (In the external diagnostics section of the routine, the ASICs are tested as part of the overall Station Control Tray.) The first test performed on the Standard ASIC is verification of its Output Latches. The test routine writes a known set of data to the Output Latches; then reads back the corresponding loopback Input Buffers. The test fails if the Output Latches and Input Buffers do not agree.

The second test of the Standard ASIC checks the MUX-bus circuitry. The routine first checks MUXbus address cycling. Next, it checks the operation of the the Data Strobe line, verifying that both 1s and 0s can be read at all MUXbus addresses. A discrepancy in either addressing or data integrity is a failure.

The next set of tests on the Standard ASIC is associated with the High Speed Ring (HSR). The first HSR test is an operational check of the Ring Synchronization and Ring Clock lines. The diagnostic routine first reads two watchdog bits (one for Ring Sync and one for Ring Clock), in the Standard ASIC hardware to determine whether or not Ring Sync and Ring Clock are operating properly. Next, it writes a known set of data to the Station Control portion of the HSR, and then reads back the entire HSR. If the data written to and read back from the Station Control portion do not match, or if the Trunked Tone Remote Control and Secure portions are not zero, the HSR fails. (The Station Control board is in internal test mode at this point, and should not be connected to the HSR. Therefore, the Trunked Tone Remote Control and Secure boards should not be able to write to the HSR.) If the test passes, it repeats with an inverted version of the same data set, using the same pass/fail criteria.

The next section of sscb_reset_diags.asm compares various parameters of the Station Control codeplug and the Station Control firmware. The codeplug data must first be read from EEPROM into RAM. (If an external, serially-addressed EEPROM is present on the Station Control board, its data will also be read into RAM. A serially-addressed EEPROM that does not respond to commands is a failure.) After the routine reads the EE-PROM(s), it clears the flag that has bypassed EEPROM access prior to this point. The first comparison is between the Module ID stored in the codeplug and the Module ID stored in the firmware. The second comparison is between the codeplug version and the firmware version. The third comparison is between the single-byte-add checksum of the Station Control codeplug. as calculated by the diagnostic routine, and the checksum value stored in the Station Control codeplug. A mismatch in any of these comparisons is a failure.

The routine next checks to determine whether or nor there was a reset during an EEPROM update. An image of the EEPROM is always kept in RAM. A user can write this RAM image (which he or she may have modified) to the EEPROM by issuing a Write-EEPROM-From-RAM command via the IPCB. This command first erases the entire EEPROM, setting all bytes to

hexadecimal value FF. The firmware then does a byte-by-byte copy of the modified RAM image to the EE-PROM area, which can take up to 15 seconds. The copy starts at the *second* byte in the EEPROM address space. The *first* byte, which was previously set to FF hex during the erasure, is not overwritten until the copy has been completed, at which time it is set to 00. If the copy is interrupted by a reset before completion, that doesn't happen. Therefore, if the first byte in the EEPROM address space is non-zero it indicates that the EEPROM may be corrupted, and is a failure.

The routine next checks to determine whether or nor there was a reset during a user area update. What's stored in the user area is dynamically-changeable data that must be preserved between resets, so this area is part of the EEPROM address space. An update of the user-area should reprogram only the bytes in that section of the EEPROM, one of which is a user-area check byte that functions for the user area in the same way that the first byte of the EEPROM functions for the entire EEPROM. That is, the check byte is initially erased to FF hex, and cleared to 00 when the update is completed. Therefore, a non-zero value of the check byte indicates that the user area may be corrupted, and the diagnostics will flag it as a failure.

The last of the internal tests in the diagnostic routine checks the IPCB. The routine writes a test pattern to the IPCB, then checks to determine whether or not the data was received properly.

At this point, the internal Station Control diagnostics are complete. Audio diagnostic tests may now begin. The Disable LED should light to indicate that the digital hardware tests have been completed, and dashes (---) should be displayed in the front-panel Status window to indicate that audio diagnostics are in progress.

The diagnostic routines first check the Analog-to-Digital (A-to-D) Converters of the microprocessor. If any of the A-to-D Converters fail, the diagnostics should send a non-fatal error code to the Status window for display. A non-fatal error that occurs in this section of the diagnostics is handled differently from fatal errors that occurred in the previous section. Once the non-fatal error code is displayed, the operator has two seconds to activate the Acc Dis switch on the front panel of the station. This "freezes" the system at the current stage of the diagnostics, to expedite troubleshooting. (Among its other advantages, this allows audio gating, which may not be possible in normal operation.) If the switch is hit late, freezing the routine at the wrong stage, the operator can simply hit the Reset switch and try again on the next pass.

Failures in all of the remaining tests are non-fatal errors; and should display the appropriate non-fatal error codes in the Status window.

The routine first checks the PL Tone generator circuit. If the 192.8 Hz tone is not present at the appropriate A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the Alert Tone generator. If the 1000 Hz tone is not present at the appropriate A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the Station Control board for PL signal at the transmitter. If the 192.8 Hz tone is not present at the TP4 A-to-D Converter input when the tone is enabled, the test fails.

The routine next checks the alert tones at the transmitter. If a 1 KHz test tone shows an unusual characteristic at TP4 while the maximum deviation EEPOT is adjusted, or the test tone is present when it should not be, the test fails.

The routine next checks the receiver audio paths. If a 1 KHz test tone shows an unusual characteristic in the receive path while the receive level EEPOT is adjusted, the test fails.

The routine next uses the alert-tone encoder to apply a 100 Hz tone to the PL-decoder input, and checks for proper waveform at that input. If an unexpected tone period is detected, the test fails.

The routine next tests the receiver and repeater squelch circuits. With loose squelch, the absence of receiver or repeater squelch activity is a failure. With tight squelch, the presence of receiver or repeater squelch activity is a failure. If these tests pass, while retaining the same tight squelch, the diagnostics cause a signal to be looped back to the squelch-detector circuits to simulate receiver quieting. Absence of squelch activity is now a failure.

The routine next checks Line and Receive Audio paths for continuity. A 1000 Hz test tone is used for this purpose, and if it is either there when it shouldn't be, or not there when it should, the test fails. The diagnostics then check the Repeat path in the same way, with the same test tone.

Finally, the diagnostics re-enable the 1000 Hz test tone, and check for it at TP1 (select audio). If it's not there, the test fails. Lastly, the routine disables the tone and checks for it again. This time, the test fails if it is there.

Audio diagnostics are now completed. At this point, the dashes (---) should be blanked from the Status window to indicate this to the operator.

The routine should now attempt to set all EEPOTs to the shadow values kept within EEPROM. If any one EEPOT takes too long to set, that is a fatal error, the relevant fatal error code code will be generated and displayed in the Status window, and the system will reset. This is the last point at which an SSCB error can occur. If that doesn't happen, Expansion Reset is now released, allowing the remote boards to begin their own diagnostics. The routine will indicate this by displaying the version number of the Station Control firmware in the Status window.

When each remote board completes its own internal diagnostics, it waits for an instruction from Station Control. This can be either a "shut up" or a "wake up" command. (The routines that control this on remote boards


time-out in 10 seconds. If they receive no commands before time-out, they put their boards into background mode.) At this point in its execution, the diagnostics routine simply orders all remote boards to shut up. If any board refuses to comply, mutiny is assumed and a fatal error results.

While the diagnostic software is attempting to communicate with the remote boards, and also while each remote board is performing its own external diagnostics, the Status window will again display three dashes (---) to indicate this condition.

When all boards have agreed to shut up, Station Control asks the first one (TTRC, if present) to wake up and begin its own external diagnostics. The board has five seconds to send something over the IPCB. This can be its own IPCB test message, a fatal or non-fatal error code, or its firmware version number. Error codes received will be displayed in the Status window (fatal ones, of course, will remain in the window for five seconds before the Station Control board resets the entire station.) Reception of a remote board's firmware version number signals the completion of that board's diagnostics. Before displaying the version number, however, Station Control requests the Station Type and System Version

bytes from the remote board. If any of those bytes don't match what Station Control has stored within its codeplug as the correct value, that is a fatal error. (This check ensures that only compatible boards can be used within a station). If all bytes match, the version number of the board goes up in the Status window, and the next remote board in line is called up to go through the same procedure. This procedure continues until there are no more remote boards in line. Any remote board that refuses to wake on command is, again, assumed to be in rebellion, and will cause a fatal error.

When the firmware version numbers of all remote boards in the station have been displayed in the Status window of the Station Control board, this means that all boards have run and passed their individual diagnostic routines. Having reached this point, sscb_reset_diags.asm will turn off the Disable LED, and issue a command to each board in turn to enter its background mode. This is the last chance for a remote board to mutiny by refusing the command, creating a fatal error and resetting the system. Assuming that no remote board chooses to do this, Station Control will now clear the Status window, call a variable-initialization routine, and go into its own background processing mode.



SECURE CAPABLE STATION CONTROL BOARD


DC-DC CONVERTER TROUBLESHOOTING CHART


SECURE CAPABLE STATION **CONTROL BOARD**


8/31/90

68P81083E92

RECEIVER AUDIO AND SOUELCH CONTROL TROUBLESHOOTING CHART







TROUBLESHOOTING PREREQUISITES:

- 1. ENERGIZE STATION. RECEIVE SYNTHESIZER MUST BE LOCKED (RX LOCK LED LIT). IF NOT, PERFORM RECEIVER TROUBLESHOOTING PROCEDURE.
- 2. PL DISABLE STATION BY PUTTING SWBOO IN THE PL DIS POSITION (UP).
- 3. ACCESS DISABLE STATION BY PUTTING SW801 IN THE "ACC DIS" POSITION. (UP)
- 4. PROVIDE A MEANS OF LISTENING TO LOCAL AUDIO. PLUG PORTABLE TEST SET INTO J812
- 5. THERE SHOULD BE NO RESIGNAL PRESENT AT THE RECEIVER INPUT
- 6. WHEN TROUBLESHOOTING IS COMPLETE, READJUST THE AUDIO AND REPEATER SQUELCH SECTION TO PROPER SYSTEM SPECIFICATIONS.

parts list

PL-11223-A TRN7008A Display Board REFERENCE SYMBOL MOTOROLA PART NO. 2883547T01 J605A, 805B

light emitting diode: (see note) DS8200 thru 8202 4882771L03 red, 7-segment display non-referenced Rems

5483865R01 LABEL, bar code note: For optimum performance, diodes, transistors, and integrated circuits must be ordered by Motorola part numbers.

TRN7352A/TRN7357A/TRN7358A SSCB BOARD

0811051A15

PL-11694-0 MOTOROLA PART NO. REFERENCE REFERENCE SYMBOL MOTOROLA PART NO. MOTOROLA PART NO. DESCRIPTION REFERENCE SYMBOL DESCRIPTION DESCRIPTION C8173 C8174 C8175,8178 C8177 C8178 C8178 thru 8191 0611017A08 2113740B57 2311049A08 2311049A08 2311049A08 2113741B69 2113741B69 2113741B69 2113741B33 2113741B55 .01 220pF 1.0 ± 101% 35V 2.2 ± 101% 35V 1.0 ± 101% 35V capacitor, fixed: uF ±5% 50V: C701 C702 C703 C704 C705,706 C707 C708 C709 C710,711 2113740B5 OB11077A98 2113740871 R700 R701 R702 R703 R704 R705 R708 R707 R706 R709 R710 R711 R712 0611077A88 0611077A50 2113740B73 2113741B69 C8179 thru 819:
C8193
C8195 thru 8194
C8200
C8201
C8202
C8203
C8204
C8205
C8207
C8209,8210
C8214 thru 8216
C8218
C8219
C8220
C8225
C8230
C8231
C8300 thru 8303
C8304
C8305,8306
C8307 0811077A74 2311049A19 2113741B69 10 ± 10% 25V 0811077A74
0811077B31
0811077F99
0811077F98
0811077F91
0811077F99
0811077F99
0811077F99
0811077F91
0811077F91
0811077F91
0811077F91
0811077F91
0811077F91
0811077F91
0811077F91 220k 12.1k ± 1% .0033 180pF .01 .0047 .001 0.22 63\V 2113741869 2311048A19 2311049A08 2311049A22 2311049A19 2311049A08 2311048A19 2113740849 10 ± 10% 25V 1.0 ± 10% 35V 2113740B55 2113741B45 2113741B37 2113740B73 0811051A15 2113740B73 0811051A15 2113740B73 0811051A16 2113740B73 2113740B73 2113740B73 2113740B73 2113740B73 0811051A11 2311049A19 0611051A11 2311040B36 2.21k ± 1% 267k ± 1% 33 ± 10% 16V 10 ± 10% 25V 10k ± 1% 1k ± 1% 1.0 ± 10% 35V 10 ± 10% 25V 12.1k ±1% 12.1k ±1% 330k 100k 10k ±1% 39k 47k 5.11k ±1% 100pF 10 ± 10% 25V 0.1 63V 2311049A19 2113741B69 2311019A45 2311049A19 2311049A22 2113741B69 C716 C717 C718 C719 C721 C722,723 C800 .001 0.22 63\V 100 ± 20% 16V 10 ± 10% 25V R715 R716 R717 R718 R719 R720 R721 R722 R723,724 R725 R726 R727 R728 R727 R730 R731 R732,733 R736 R737 R738 R739 R740 R741 R742 R743 R740 R800 R801 R801 R802 R802 R803 R803 33 ± 10% 16V 220pF .001 .047 63\V 2113741B45 2113740B59 2113741B69 2113741B69 2113741B69 231104BA19 2113740B34 2113740B85 C801 C802 thru 808 10 ± 103% 25V .047 633V 30pF C802 thru 808
C810
C812
C814,815
C817
C819
C820
C822
C823 thru 828
C829
C830
C1543
C1544
C1545,1548
C1546
C1547
C1548
C15547
C1558
C1554 0811077B47
0811077B47
0811077B47
0811077F91
0811077F91
0811077F98
0811077A98
0811077A95
0811077A95
0811077A95
0811077A95
0811077A84
0811077A84
0811077A86
0811077A86
0811077A88
0811077A88
0811077A88
0811077A88
0811077A88
0811077A89
0811077A89 10 ± 10% 25V 24pF 470pF 10k ± 1% 15k ± 1% 10k 1 meg ± 1% 180k 0-ohm jumper 2113741B69 2113741B45 CR801,802 4811058A11
CR803 4805129M41
CR804 thru 807
CR809 811058A11
CR1520 thru 1522 4805129M41
CR1523,1524 4811058A11
CR1528,1527 4811058A11
CR1530 4811058A11
CR1531 4805129M41
CR1531 4805129M41
CR1531 4805129M41
CR8100,8101 4883654H01
CR8107 4811058A11
CR8107 4811058A11
CR8110 4805129M41
CR8110 4805129M41
CR8110 4805129M41
CR8115,8118 4805129M41
CR81200 thru 8203 4811058A11 silicon
silicon 2311049A08 2113741B69 2113740B49 2113741B69 1.0 ± 10% 35V 0.1 100pF 0.1 1.0 ± 1% 0.62 2W 220 1/4W 2.7k 0.1 .001 0.1 63V 82pF .01 .0015 220pF .0033 .2.2 ± 10% 35V .001 (TRN7357A/TRN7358A) .24pF .001 (TRN7357A/TRN7358A) .01 (TRN7357A/TRN7358A) 2113740873 0811051A13 2113740B47 0811017A08 2113740B76 2113740B57 2113740B37 0811017A05 2311049A10 0811017A01 0811017A08 2113740B34 0811017A01 0811017A08 2113740B73 2113740B73 2113740B73 3.3k 1.0 1W 1.5k 150 3.9k 0-ohm jumper 3.9k C1555 C1558 C1557 C1558 C1559 C1560 C1581 C1562 C1564 .01 .0015 .001 24pF .0033 2.2 ± 10% 35V .022 (TRN7352A) .0047 (TRN7357A/TRN7356A) 220pF 100pF 01 R805 R806 R807 R809,810 light emitting diods: (see note) DS800 thru 803 DS804 DS805 4888245C22 4888245C23 4888245C24 0811017A05 2311049A10 2113741B21 2113741B37 C1579
C8100,8101
C8102
C8103
C8104
C8105
C8108
C8107,8108
C8109
C8111
C8112
C8113
C8114
C8114 R814 R815 R817 R818 R819 R820 R821 R822 R823 R824 R825 R826 R827 R827 R828 R830 thru 836 R837,838 2113740857 2113740849 2882984N13 2882296R34 2882505T03 2883143M03 2882505T05 2882505T04 0984231B03 0983112N01 J701 J800 J801 J802 J803 J804 J806,807 male: 16-contact male: 40-contact male: 26-contact 0811017A08 0811051A09 .01 .022 63V .01 0811017A08 2383210A19 male: 34-contact male: 40-contact male: 34-contact female: 2-contact female: 6-contact 500 -10+100% 20V 0811051A13 0811051A08 2384665F06 0.1 63V .015 63V 220 -10 + 150% 25V 20 10 10 35 0811017A05 2311049A18 2113740B49 2113740B47 0811051A15 2311049A10 2311049A08 0811017A05 0811017A08 0811051A13 2311049A08 2113740B40 2311049A08 2311049A08 0811051A15 2311049A19 0811051A15 2311049A19 0811051A15 231741B45 2113741B48 C8113 C8114,8115 C8116 C8117 C8118 C8119 C8120 C8121 C8122,8123 C8124 C8125 C8126 thru 8130 C8121 thru 8130 jumpeer; male: :3-contact 2880002R03 JU1 thru 17 coll: 25uH 150Uh 25uH 10uH .01 220pF 1.0 ±10% 35V 0.1 63V 1.0 ±10% 35V 100pF 43pF R839 R840,841 R842 R843 thru 84 2484386T01 2484266T01 2484386T01 2411047A25 R846 R847, 848 R849 R850 R851 R852 R856 thru & R861 R862 R863 R868 R867 R868 thru & R872 R873 R874 R875 R874 R877 R877 R877 C8131 thru 8133 C8134 C8135 C8136 C8137 thru 8140 transistor: (see note) MOSPET type M33T01 PNP type M56A08 0700 4884233T01
0705 4811056A08
0800 4811056A08
0801 4811056A03
0802 4800869642
0803,804 4811056A03
0805 4800869642
0806,807 4811056A03
0806 4811056A03
0809 thru 811 4811058C21
0813,814 4811058A03
0816,817 4811058A03
0816,817 4811058A03
0816,817 481056A03
08100 4811058A03
01507 thru 1510 4811058A03
08100 4811058A03
08101,8102 4800869619
08200 thru 8207 4811056A03 0611077A56 0611077B47 0611077A98 0611077A98 0611077A98 0611077A98 0611077A54 0611077A54 NPN hype M56A0 C8142 thru 8150 NPN Type M9842
NPN Type M9642
NPN Type M9642
NPN Type M56A03
JFET P-channel
PNP Type M56A06
NPN Type M56A06
NPN Type M56A06 2311048A15 23113740849 2113741845 2113740849 2113740849 2113741845 0611051A10 0611051A12 4.7 ± 10% 35V C8153 C8154 C8156 C8157 C8159 C8160 C8161 C8162 C8163 C8163 C8163 C8164 C8185 C8187 100pF .01 .033 63V .068 63V .100pF .0033 .0.1 63V .0012 1.0 ± 10% 35V .0015 43pF 0.22 83V 0811077A98 0811077A54 0811077A54 0611077A98 0811077A54 0811077A80 0811077A98 0811077A54 0611077A90 0811077A62 2113740B49 0811017A05 0811051A13 2113740B74 2311049A08 2113740B76 2113740B40 NPN type M56A23

REFERENCE SYMBOL	MOTOROLA PART NO.	DESCRIPTKN	REFERENCE SYMBOL	MOTOROLA PART NO.		DESCRIPTION	REFERENCE SYMBOL
1881	0611077A98	10k	R8147	0811077B09	27k		R8294 R8295
1882 1883,884	0611077A82 0811077A98	2.2k 10k	RB148 RB149	0811077A98 0811077B09	10k 27k	\perp	R8300
B85	0611077A90	4.7k	R8150	0611077B23	100k		R8310 thru 8313
387	0611077A98	10k	R8152,8153	0611077B09	27¥		R8314
888 889	0611077B39 0611077A98	470k 10k	RB153,B154 RB155	061177A98 0611077B09	10k 27k		R8315 R8316
8 9 0	0611077A74	1k	R8156	0611077B23	100k		R8318
891	0611077A98	10k	RB157 thru 8159	0611077809	27k		R8335 thru 8339
883	0811077A98	10k 100k	R8162 R8163	0611077B07 0611077B09	22k 27k		R8340 R8344
894 895 thru 898	0611077B23 0611077A98	10k	R8184	0611077A98	10k		RB345 thru B341
1523	0611077B15	47k	R8165,8166	0611077B09	27k		R6348
R1524	0611077A86	3.3k 100k (TRN7352A)	R8167 R8168	0611077B23 0611077B30	100k 200k		R8349 R8400
1525	0611077B13 0811077B23	39k (TRN7357A)	R8169	0811077823	100k		R8401,8402
	0611077B17	56k (TRN7358A)	R8170	0611077A86	560		R8403
11526	0611077A82	2.2k	AB171 RB172	0611077B30 0611077A50	200k 100		R8404 R8405
11527	0611077B35 0611077B13	330k (TRN7352A) 39k (TRN7357A)	RB173,8174	0611077B23	100k		R8406
	0611077B17	56k (TRN7358A)	RB175	0611077B09	27k		R8407
1532	0611077B07	22k (TRN7352A)	R8176	0611077A91	5.1k		R8406 R8409
11522	0611077B27 0611077A64	150k (TRN7357A/TRN7358A) 390	R8177 R8178,8179	0611077B09 0611077B14	27k 43k		R8410
1533 1534	0611077A78	1.5k	R8180	0611077B09	27k		R8411
1535	0611077B25	120k (TRN7352A)	R8181 thru 8185	0611077B18	62k		R8412
11.530	0611077B23	100k (TRN7357A/TRN7358A) 220k (TRN7352A/TRN7357A)	R8186 88187	0811077B15 0611077B14	47k 43k		R8413 R8414
11536	0811077B37 0611077B39	470k (TRN7358A)	R8187 R8188	0611077B14	13K 100k		R8415
R1537	0611077B15	47k	R8189	0611077B43	680k		
11540	0811077B15	47k	R8190	0611077B23	100k		
R1543 R1544	0611077B23 0611077A74	100k 1k	R8191 R8192	0611077A98 0611077A86	10k 3.3k		SW800,801
11544 R1545	0611077B19	68k	RB193	0611077A98	10k		SW802
R1548	0611077A74	1k	RB194	0611077B23	100k		
11547	0611077A98	10k 270k	R8195 R8196.8197	0611077A88 0611077A76	3.9k 1.2k		
R1548 R1549	0611077B33 0611077A94	270k 6.8k	R8200	0611077A78	1.5k		1700
R1550	0611077A98	10k	R8201	0611077A50	100		
R1553	0611077B19	68k	R8202	0611077A78	1.5k		
11554	0611077B21 0611077A98	62k 10k	RB203 RB204	0611077A90 0811077A50	4.7k 100		TP1 thru 11
11555,1558 11557	0611077B07	22k (TRN7352A)	R8205,8206	0611077A78	1.5k		
(100)	0611077B27	150k (TRN7357A/TRN7358A)	R8207	0611077A82	2.2k		
11559	0611077A64	390	R8208 R8209.8210	0611077A50 0611077A78	100 1,5k		U 800
R1560 R1561	0611077B15 0811077B25	47k 120k (TRN7352A)	R8211	0611077A84	2.7k		U801,802 U804
11301	0611077B23	100k (TRN7357A/TRN7358A)	R8212	0611077A50	100		U806
11562	0611077B37	220k (TRN7352A/TRN7357A)	R8213,8214	0611077A78	1.5k		U807
1.500	0611077B39 0611077B15	470k (TRN7358A) 47k	R8215 R821 0	0811077B11 0811077A50	33k 100		U810 thru 812
R1563 R1565,1566	0811077A74	1k	R8217,8218	0611077A78	1.5k		U813 U814
R1587	0611077A94	6.8k	R8219	0611009823	0-ohm jumper		UB16
R1568	0611077A98	10k	R8220 R8221,8222	0611077A50 0611077A78	100 1.5k		U817
11570 11571	0611077A74 0611077A98	1k 10k (TRN7352A/TRN7357A)	R8223	0811077B23	100k		U816,819 U821
(IST)	0611077B21	82k (TRN7358A)	R8224	0811077A78	1.5k		U824
11572	0811077A01	0-ohm Jumper (TRN7357A/TRn7358A)	R8225	0811077A50	100		U830
D+672 1674	0811077A91	not used (TRN7352A) 5.1k (TRN7352A/TRN7357A)	R8226 R6227	0611077A78 0611077B23	1,5k 100k		U831
R1573,1574	0611077914	43k (TRN7358A)	R8228	0611077A50	100		U837,838 U839
R1575	0611077A92	5.6k	R8229,8230	0611077A78	1.5k		U840
R1576	0811077B27	150k	88231 88232 8233	0611077G88	100k ± 1% 10k		U841
R1578	0611077A78 1882787K08	1.5k var 100k ± 20% 1/4W	R8232,8233 R8236,8237	0611077A98 0611077A98	10k 10k		U842
A 1599 R8100 thru B103		12k	R8239,8240	0811077A98	10k		U843 U1550,1551
R8105	0611077B23	100k	R8242,8243	0811077H18	200k ± 1%		U1552
R8106 thru 8107	0611077A98	10k 6.8k	R8244 R8245	0611077G88 0611077B23	100k ±1% 100k		U1553,1554
R8108 R8109	0611077A94 0611077B01	1.2k	R8246	0611077G88	100k ± 1%		U8200
R8110	0611077B13	39k	R8247	0611077H18	200k ± 1%		
R8111	0611077A98	10k	R8248	0811077G88	100k ± 1%		1000c
R8112	0611077A94 0611077A86	6.8k 3.3k	R8249 R8250	0811077H18 0611077G88	200k ± 1% 100k ± 1%		VR701 VR702
R8113,8114 R8115	0611077A94	8.8k	R8251 thru 8254	0611077H18	200k ± 1		VR1531
R8118	0611077A88	3.9k	R8255,8256	0611077B23	100k		VR1532
R8117	0611009826	2.7 1/4W	R8257	0611077G88	100k ± 1% 200k ± 1%		LM1C00
R8118	0611077A68 0611077A67	3.9k 510	A8258 R8259	0611077H18 0611077G88	200k ± 1% 100k ± 1%		VR1533
R8119 R8120	0611077A67 0611077A68	560	R8260	0811077H18	200k ± 1%		VR1531
R8121	0611088A08	4.7 1W	R8261	0611077G88	100k ± 1%		
R8122	0611077A26	10	R8262,8263	0611077H18 0611077G88	200k ± 1% 100k ± 1%		
R8123 R8124	0611077B37 0611077A94	390k 5.8k	R8272 R8275	0611077H85	1 meg ± 1%		Y800
R8125	0611077A98	10k	R8276	0811077H30	267k ± 1%		
R8127	0811077A94	8.8k	R6277	0611077A98	10k		
R8128	0811077A66	3.3k 1.5k	R8278 R8279	0811077H50 0811077H26	432k ± 1% 243k ± 1%		
R8129 R8130	0611077A78 0611077H43	365k ± 1%	R8280	0811077H43	365k ± 1%		
R8131	0611077A98	10k	R8281	0811077B13	39k		
R8132	0611077A92	5.6k	R8282,8283	0811077H85	1 meg ± 1% 267k ± 1%		
R8133	0611077B23 0611077B17	100k 56k	R8284 R8285	0811077H30 0811077H50	26/K ± 176 432k ± 1%		
R8134 R8135	1882787K09	var 10 1/4W	R8266	0611077A98	10k		
R8138	0811077905	18k	R8287	0811077A74	1k		
R8137	0811077909	27k	R8288	0811077H28	243k ± 1%		
R8138,8139	0611077B11 0811077B03	33k 15k	R6289 R8290	0811077H85 0611077H43	1 meg ±1% 385k ±1%		
R8141 R8142,8143	0811077B07	22k	R8291	0811077B13	39k		
	0811077A98	10k	R8292	0811077A86	3.3k		
R8144 R8148	0811077B03	15k	R6293	0611077B23	100k		note: For optim

REFERENCE SYMBOL	MOTOROLA PART NO.		DESCRIPTION	SECURE CAPABLE STATION
R8294 R8295	0611077B11 0611077B23	33k 100k		CONTROL BOARD
R8300	0611077B23	100k		PARTS LISTS
R8310 thru 8313	0811077B15	47k		TAKIS LISTS
R8314	0811077A98	10k		
R8315	0811077A94	6.8k		
R8316	0811077A98	10k		
R8318	0611077B23	100k		
R8335 thru 8339	0811077A74	1k		
R8340	0611077A98	10k		
R8344	0611077A68	560		
R8345 thru 8347	0611077A50	100		

0611077A98 0611077B30 0611077A67 0611077A92

0611077B01 0611077B11

0611077A84

0811077A74

0811077B35 0611077B45

0611077E15 0611077B45

0611077E73 0611009B23 0611077A43 0611077B03

4083980R04 4083980R05

2584265T01

2910271A15

5184887K80 5184704M19

5184621K32 5184704M19

5184621K32 5184621K32

5182802R24 5184821K33

5184621K85

5184887K80 5184821K85

5183222M10

4883481E40 4882256C26 4882256C26 4882256C26 4811034A23 4882256C26 4811034a23 4882256C26

0982449T01 0982449T03 0982808R02 0982808R10 0983729M17 0984181L01 2683373P02 4380054K02 5483865R01 5484246T01 7505295801

TRN7008A

crystal: (see note) 4880113K04 7.9488 MHz non-referenced items

330k 820k 150 ± 1% 820k 604 ± 1% 0-ohm jumper

switch: spoit toggle spoit toggle

ASIC 32k x 8 RAM quad operational amplifie

integrated circuit: (see note)
2.1 MHz max interclock 8-bit MCU

timer 2-chan analog multiplexer/demultiplexe

quad operational amplifier
50k ± 10% 15mW digitally controlled po

quad operational amplifier 50k ± 10% 15mW digitally controlled po

hex-level log-level converter shifter

2-chan analog multiplexer/demultiplexel
dual operational amplifier

quad operational amplifier quad operational amplifier 50k ± 10% 16mW digitally controlled pot

voltage regulator: (see note)
Zener: 5.1V
Zener: 5.3V
Zener: 3.3V
Zener: 3.3V (TRN7357A/TRN7358A)
Zener: 2.7V (TRN7352A)
Zener: 2.7V (TRN7357A/TRN7358A
Zener: 3.3V (TRN7352A)
Zener: 3.3V

SCREW, tapping: P3.12x1.27x8; 2usedforJ800 SOCKET, 52-contact: for U800 SOCKET, 84-contact: for U801,802 SOCKET, 84-contact: for U808 SOCKET: 28-contact: for U803 RECEPTACLE: 20-contact: 2 used for J800

CONNECTOR, 2-contact jumper: for JU1-JU17

HEAT SINK: for Q700 SPACER, PCB support

BOARD, display

note: For optimum performance, diodes, transistors, and integrated circuits must b

LABEL, white bar code LABEL, bar code PAD, crystal base: for Y800

2-cnan anaog municipexer/demunicipe hex-level log-level converter shifter quad operational amplifier hex-level log-level converter shifter

quad bilateral switch quad operational amplifier

dual operational amplifier

quad operational amplifier


quad comparator signaling current control module

0611077B15

SSCB MODULE


13 8/31/90 68P81083E92

*Lines with this symbol can be jumpered to control board function



SECURE CAPABLE STATION **CONTROL BOARD**

BLOCK DIAGRAM




SHEET 2 OF 2

SECURE CAPABLE STATION CONTROL BOARD CIRCUIT BOARD DETAIL

J8QG PIN OUT DETAIL REQ'S BD-TEP5-48146 PL DIS ACCIDIS XM.T RESET Audio Ground
Rx1 Audio
Tx Audio
Tx Dota Audio
Select Audio
Diversity Audio
Gen Tx Data
Audia Spare
Logic Spare
DS *
BD3 *
BD1 * TRANSISTOR DETAILS (TOP VIEW) 4800869642 4800869328 4800869643 4811043005 4811043026 4811043006 18 19 69 68 Expansion Reset *
Audio Gnd
Audio Gnd
Audio Gnd 22 23 **65 64** 63 62 J802 Pin out detail 61 60 1 -EMITTÉR 2 -BASÉ 3 -COLLECTOR J801 PIN OUT DETAIL 32 34 36 **38** 40 42 44 46 48 50 52 55 54 4811043037 4800869653 33 35 37 39 41 43 45 47 49 51 53 MRTI PTT *
Logic Gnd
Audio Gnd
IN MRTI Audio
Cogic Gnd
O Out MRTI Audio
11 MRTI RA Commier
12 MRTI Inhibit
13 N.C.
14 MRTI Aux Indicate
15 N.C.
16 A++
17 A++
18 Audio Gnd
19 N.C.
20 N.C. ASIC SOCKET DETAIL J803 PIN OUT DETAIL 1 -DRAIN 2 -SOURCE 3 -GATE 40 39 +5V
38 37 Key Bottery Gnd
36 35 Coded Rx Level *
34 33 Expansion Reset *
32 31 Level inc
30 29 IPCB
28 27 Quad Audio
26 25 DS * 4800869829 19 BD1 *
17 BD3 *
15 HSR Syr
15 HSR Clock
11 HSR to Secure
9 HSR In
7 Coded Mod Audio
5 Tx Audio
3 49.6V
1 Audio Gnd 1 -EMITTER 2 -BASE 3 -COLLECTOR 20 22 24 26 28 30 32 35 3 J804 PIN OUT DETAIL 4883875D05 21 23 25 27 29 31 33 1 Aux +13.8V (A++) uP SOCKET DETAIL 4 Battery Revert * (AC Fail*) 5 Narmolized IF Envelope (800/896 MHz) SHOWN FROM SOLDER SEDE J812 PIN OUT DETAIL OL -TEPS-48148-0 BD -TEPS-48147-0 SHOWN FROM COMPONENT SIDE OL - TEPS - 48145-0 80 - TEP\$ - 48:46-0 NOTE: SHADED AREA INDICATES DEFAULT JUMPER POSITION.

DIODE 4811058A11 4811058B11 4811058C11 4805129M04 4811058A04 4811058C04 STANDARD SOT PACKAGE PIN-OUT

SECURE CAPABLE STATION **CONTROL BOARD** SCHEMATIC DIAGRAM




ALERT TONE GENERATOR

68P81083E92

8/31/90

SECURE CAPABLE STATION CONTROL BOARD


SCHEMATIC DIAGRAM




68P81083E92

8/31

SECURE CAPABLE STATION **CONTROL BOARD** SCHEMATIC DIAGRAM



SHEET 3 OF 4



68P81083E92