MAINTENANCE MANUAL
FOR
SYSTEM MODULE 19D902590G1, G2

TABLE OF CONTENTS

DESCRIPTION

System Module 19D902590G1, G2 contains all audio processing and control circuitry for the Control Shelf. The audio processing and routing is done using analog circuitry. The control circuitry utilizes high speed digital components, and includes a microprocessor.

System Module 19D902590G2 is a 19D902590G1 System Module with a "piggyback" Digital Signal Processor (DSP) board (19D902667G1) that is required for all tone remote operations. The DSP board is also required for other tone detection and generation functions. Due to the high speed digital circuitry, the System Module is housed in an RFI and EMI shield.

Supply voltages for the System Module, and DSP board if used, are generated by the Power Module, and applied to the System Module through the backplane. All audio and control signals are routed to the System Module through the 96-pin DIN connectors on the backplane board.

CIRCUIT ANALYSIS

SYSTEM BOARD

Clock Circuitry

The 14.7456MHz clock drive for the System Module's digital circuitry is derived from a gate oscillator circuit comprised of U21C, U21D, Y1 and as-sociated components. R110 keeps the inverter gate U21C in the linear mode during power-up for reliable clock start-up. R111 and C3 provide AC and DC drive to crystal Y1. U21D buffers the clock signal, and Q11 and Q12 are provided to allow the microprocessor (U1) to adjust the clock frequency.

When the microprocessor pulls P4.5 (pin 60) low, Q11 and Q12 are turned on. Capacitors C52 and C53 are then switched into the circuit, changing the capacitive loading on the crystal Y1. This caused the oscillation frequency to change approximately 300 ppm.

Reset and Watchdog Timer

The System Module contains a power-on/manual reset circuit to initialize the programmed code and hardware devices on the board. The reset circuitry consists of U19. This IC monitors the +5V line, and outputs a low-going pulse on U19 pin 15 as well as a high-going pulse on U19 pin 16 when the voltage on the +5V is below +4.5V. Manual reset is also possible by pulling the reset line on J1-18C low. This is accomplished through reset switch S1 on the Power module.

U19 also provides a watchdog timer. The microprocessor must pulse pin 11 of U19 periodically or U19 will generate a reset. The microprocessor pulses the watchdog timer using pin U1-40.

The reset pulse is applied to microprocessor U1, to the PPI U34, and to the Backplane Board on J1-18C.

Address Latch

The main controller on the System Module is the 80C152JB microcomputer (U1). The microcomputer obtains its instructions from the program stored in PROM U4. This can be either a 32k-byte or 64k-byte device.

The lower eight bits of the address from the microcomputer multiplex between address and data. A 74HC373 address latch (U2) is used to latch the address from the microcomputer using the microcomputer's ALE signal (U1-55). The upper eight bits of the address contain only address information, and is applied directly to all devices needing these additional address lines.

Address Decoding

A 74HC138, one-of-eight de-multiplexer (U3) is used for address decoding. The three most significant bits of the address bus (A13, A14, and A15) are used to select one of eight, 8k-byte blocks of data (non-program) memory.

The microprocessor's PSEN output signal at U1-54 is used to disable demultiplexer U3, causing all of its eight select outputs to go high so only the program PROM U4 will be selected during accesses of program memory. This prevents bus contention on the AD lines. The following devices are mapped to an 8k-byte block of data memory:

U3-15	0000-1FFFH	EEPROM (U6)
U3-14	2000-3FFFH	RAM (U5)
U3-13	4000-5FFFH	Digital Signal Processor
U3-12	6000-7FFFH	Input/Output Latches (U7, U25)
U3-11	8000-9FFFH	82C54 Counter Timer (U29)
U3-10	A000-BFFFH	82C55 Programmable Peripheral Interface (U34)
U3-09	C000-DFFFH	not used
U3-07	E000-FFFFH	not used

Program/Data Memory

Three memory components are included in the System Module: a UVEPROM (U4), a static RAM (U5), and an EEPROM (U6). The microprocessor can address two 64-kbyte memory segments; the program memory and data memory. The program memory is stored in UVEPROM U4 and is selected by a low going pulse on the microprocessor's PSEN output (U1-54).

The low going pulse on the PSEN output disables access to any data memory by disabling address decoder U3. This disables all chip selects to devices mapped to data memory locations. (Refer to the Address Decoding section for more information on devices mapped into the data memory space.)

The microprocessor executes program instructions fetched from the UVEPROM U4. The microprocessor outputs the program address on ADO-7 and A8-15. The address latch latches the address on ADO-7 when ALE goes high. The UVEPROM inputs the 16-bit address and outputs the eight-bit instruction found at the input address on the ADO-7 lines when PSEN goes low.

Data memory is stored in static RAM U5. Data can be written to, and read from this device. However, all data is lost at power off. The RAM inputs the latched address output by the microprocessor when its chip enable input (U5-20) from address decoder U3 is low. If the RAM's OE input (U5-22) goes low, then data contained in the RAM at the input address is output to the microprocessor on the ADO-7 lines. If the RAM's WE input (U5-27) goes low, then data on ADO-7 is stored in the RAM at the input address.

Personality information is stores in EEPROM U6. Data can be written to and read from this device. Data stored in this device is not lost at power off. The EEPROM inputs the latched address from the microprocessor when its CE input is low. The chip enable input is generated by address decoder U3 and output on U3-15. However, the signal is routed through U19.

U19 disables an EEPROM chip enable when the board is in a reset condition. This is to ensure that no extraneous writes occur to the EEPROM during powerup or brown out conditions which would affect personality data.

If the EEPROM's OE input (U5-22) goes low while the CE is low, then data contained in the EEPROM at the input address is output to the microprocessor on the ADO-7 lines. If the EEPROM's WE input (U5-27) goes low while the CE is low, then data on ADO-7 is stored in the EEPROM at the input address.

Counter-Timer IC

Counter timer U29 consists of three 16-bit timer/counters which are used for different functions described below. The microprocessor can enable, disable, and configure the counters, as well as read back counter status information from the device using its AD bus. The input clock to the device is derived by dividing by two

the 14.7456 MHz clock signal out of the gate oscillator buffer U21D using D flip-flop U28. This same 7.3725 MHz clock signal is used for each counter/timer to give 135-nanosecond resolution.

Counter 0 is used for channel guard decoding. It is configured to output a 135-nanosecond pulse on U29-12 at eight times the channel guard decode frequency. This pulse is latched by D flip-flop U18A. The output of this latch is applied to the INT0 input of the microprocessor (U1-16), causing an interrupt. The microprocessor resets the latch, clearing the interrupt by pulsing U18A pin 4 using its P1.6 (U1-10) output in the interrupt service routine.

The 135-nanosecond pulse on U29-12 also causes a sample of the limited channel guard signal LIM_CG to be taken. This sample is brought into the microprocessor during the INT0 service routine on P4.7 (U1-58) and used for channel guard decoding.

The second counter/timer (counter 1) is used to generate a microprocessor interrupt. This interrupt is used by the microprocessor to generate channel guard and should occur at eight times the channel guard encode frequency. The counter is configured to send its output (U29-16) high upon timing out. This high is inverted by NPN transistor Q9, R1, and R18.

The inverted signal is then applied to the microprocessor's INT1 input (U1-18) which causes an interrupt to occur. The counter is reloaded by the interrupt service routine software. This causes U29-16 to return low, which clears the interrupt.

The third counter/timer (counter 2) is used for tone generation. When a tone is desired the microprocessor configures the counter/timer to output a square wave on U29-20 at the desired frequency. This square wave is then bandpass filtered by active filter stages U17C and U17D to remove undesired harmonics, and to create a sine wave.

A resistor divider consisting of R38 and R39 sets the level of the sine wave at U17D-14 to approximately 800 millivolts rms. The microprocessor disables the counter/timer when no tone is desired.

Programmable Peripheral Interface

Programmable Peripheral Interface (PPI) U34 provides three additional eight-bit I/O ports. The reset generated by supervisory IC U19 is input on U34-39 and serves to reset the IC to its default state. Ports A and C

are configured as output ports, and Port B as an input port.

Port C outputs are used for ICOM select lines. A high on one of these outputs is inverted by U20A-F, U26A or U26B, causing a low on the corresponding ICOM select output pin. This low activates the ICOM causing the station to transmit or receive on that ICOM frequency. A 1000-picofarad capacitor is included on each of these outputs for RF decoupling.

A low on a Port C output results in an open collector output on the associated inverter which deselects the corresponding ICOM. Port A outputs work in the same manner as the Port C outputs. Inverter U40 is used for Port A outputs. The Port A open-collector outputs are used for several different interfaces.

Port B inputs several interface signals. Pullup resistors to +5V are used on all open collector type inputs. These signals are then buffered and/or level shifted where appropriate. Resistors are put in series with all of the inputs for spike protection.

Where a level shifter/buffer (U41) is not used, dual diodes are included to prevent over/under voltage conditions.

The RUS input uses an NPN transistor (Q4) to convert the signal to CMOS logic levels.

Additional I/O Latches

Additional I/O is provided by input latch U25 and output latch U7. Each of these latches are mapped to address 6000h. However, input latch U25 is enabled by a low pulse on the microprocessor's RD output while the output latch U7 is enabled by a low pulse on the microprocessor's WR output.

The input latch is used to get DC CNTRL, BATT STDBY, REM PTT, TX DISABLE, and CG MON signals onto the AD bus so they can be read by the micro-processor. The DC control currents are decoded elsewhere in the system, and the decode current is passed to the microprocessor using the DC CNTRL 1, DC CNTRL 2, and DC CNTRL 3 inputs. These are CMOS level signals, so no level shifting is required.

The BATT STDBY signal requires level shifting to convert the 22-volt high to a TTL level. This is achieved by R4 and R5. Dual diode D2 limits the signal to be within -0.7V to +5.7V to guard against over/under voltage conditions.

The 74HC377 output latch latches the data on the AD bus when the chip is selected by address decoder U3 and a low going WR pulse is received. This latched data goes to analog switch select lines used to select audio paths in the analog circuitry.

Microprocessor I/O

The microprocessor has some additional I/O pins. These pins are used to bring signals in and out of the microprocessor directly without going through any additional I/O devices such as latches or a PPI. The LOCAL PTT input is level shifted and buffered by U41E and brought into the microprocessor on U1-19.

The microprocessor also generates the AUX RX MUTE output used to mute an auxiliary receiver. The signal originates on U1-51 and is inverted by U26F. This gives an open collector active low output.

The EXT LSD SEL, LINE IN SEL, LSACQ, and 4W DUPLEX signals are also generated by the microprocessor. These signals go to the analog circuitry and control audio routing through analog switches.

The microprocessor is also capable of loading electronic potentiometers U35 and U36. Each of these potentiometers contains two, 256-position variable resistors. The microprocessor must serially load all four variable resistors at the same time.

The microprocessor switches the potentiometer's select line (U1-17) high. This enables the electronic potentiometer's loading circuitry and allows the microprocessor to shift 34 bits of serial data into the electronic potentiometers, 17 bits of data into each IC.

Data is output on U1-20 and clocked into U35 and U36 on the rising edge of the clock signal generated by the microprocessor on U1-21. The microprocessor can also read back the current potentiometer settings.

When data is clocked into U35 and U36, the current potentiometer setting is clocked out and brought into the processor on U1-22. After all 34 bits have been clocked into U35 and U36, the microprocessor pulls the potentiometer's select line (U1-17) low. This ends the loading sequence, and causes the digital potentiometer's to load the new resistance value.

A/D Converter

The System Module contains an A/D converter. This is used for metering DC inputs. Four external metering inputs are accommodated. These include PWR SNSR, TX MTR+ relative to TX MTR-, RX MTR+ relative to RX MTR-, and EXT JCK.

The PWR SNSR input will accommodate a DC level between zero and +5V relative to analog ground. The input is protected from over voltage conditions by dual diode D7.

The Control Shelf routes TX MTR+ and TX MTR- into a differential amplifier consisting of U17A, R140, R142, R145, and R146. This amplifier removes any common-mode voltage. The output of this differential amplifier is actually measured and must be between zero and +2.9 Volts.

The RX MTR+ input is assumed to be between zero and +5V relative to analog ground. No conditioning is performed except for dual diode D3 that protects from over/under voltage conditions.

The EXT JCK input is designed to input signals between zero and +10V relative to AGND. Operational amp U17B provides a high input impedance and buffers the input signal. The output of this amp goes through a voltage divider network composed of R3 and R6 that divides the DC level by two. This signal is then routed to the multiplexer U33.

Analog multiplexer U33 gates one of four inputs to the A/D converter U27. The microprocessor determines which input is selected using U1-52 and U1-57. The microprocessor starts an A/D conversion by putting a rising edge on U27-5. U27 then converts the DC input voltage selected on U33 to a digital value.

The converted digital value is clocked out of U27 sequentially by the microprocessor, beginning with the most significant bit. The microprocessor selects U27 by setting U27-5 low. When the A/D converter is selected it puts the MSB of the eight bit conversion data on U27-6. This is read by the microprocessor. Successive data bits are clocked out of the A/D converter on falling edges of its CLK input (U27-7).

When all eight bits have been clocked out, the A/D converter is deselected, and the next conversion cycle begins by the microprocessor setting U27-5 high.

DSP Interface

System Module 19D902590G2 is equipped with plugs to accommodate Digital Signal Processor (DSP) "piggyback" board 19D902667G1 required for tone applications. The board plugs into P2 and P3 of the System Module.

The microprocessor communicates with the DSP board through its eight-bit AD0-7 bus, using a dual port RAM located on the DSP board. This memory is mapped into an 8k-byte data memory segment using address decoder U3. Data can be written to and read from any of the 256 byte locations that can be addressed by AD0-7.

The DSP board contains an address latch to latch the address information on AD0-7 when ALE goes high. When the DSP CS is low and the microprocessor WR output is low, the data on AD0-7 is written into the latched DSP data memory segment address. When DSP CS is low and the microprocessor RD output is low, data on AD0-7 is read into the microprocessor U1 from the latched DSP data memory segment address.

Two handshake lines used for the DSP interface for synchronization are **DSP TBLF** and **DSP RBLE**. When the DSP has written a message to the dual port RAM, it signals microprocessor U1 by asserting DSP TBLF low. The microprocessor then reads the message from the dual port RAM and then resets DSP TBLF high to tell the DSP that it is ready for another message.

When the microprocessor wants to send a message to the DSP it first looks at the **DSP RBLE** input. A high on this input indicates that the DSP receive buffer is empty and it is ready to accept a new message. When the microprocessor has written the message to the dual port RAM, it asserts **DSP RBLE** low to signal the DSP that it should read the new message. The DSP resets DSP RBLE high after it has read the message.

The microprocessor can reset the DSP board by setting U1-7 high. The high is inverted by Q10, and the resulting low resets the DSP board.

RS232 Interface

The System Module has an RS232 serial port for programming and diagnostics. RS232 data is received on the **PGM RXD** input and converted to TTL levels by U22A. The TTL data is brought into the microprocessor's internal UART on pin U1-14. Transmit data is output on U1-15 by the microprocessor, and level shifted to RS232 levels by U22B. The RS232 data is output on **PGM TXD**.

GSC Interface

A high speed serial interface that is referred to as a global serial channel (GSC) is also included on the System Module. Data is transferred bidirectionally over an RS485 differential pair made up of COMM+ and COMM-.

When the microprocessor wants to send data over the GSC, it enables the drivers in U24 by outputting a low on U1-6. Data is generated internally in the microprocessor and output on U1-5. The data is converted to RS485 levels and output on the GSC by U24.

The receiver section of U24 is always enabled so that the microprocessor's receiver can monitor the transmitted data. This monitoring is to check for collisions on the GSC created by multiple GSC nodes transmitting simultaneously.

U24 converts received data to TTL levels and outputs them on U24-1. The microprocessor brings the TTL level data into its receiver on U1-4 for message decoding.

Transmitter Interface

The Control Shelf interfaces to a MII transmitter exciter. The desired transmitter ICOM is selected by pulling output **TXF1, TXF2, TXF3**, or **TXF4** low. The **ANT RLY** output is then activated by the microprocessor by switching its U1-62 output high. The high is then inverted by high current driver U26E.

This inverted signal turns PNP transistor Q5 on, lighting XMIT LED DS1, and pulling the **ANT RLY** output low. Fifteen milliseconds later, the microprocessor keys the transmitter by switching U1-63 low, turning on PNP transistor Q7, switching +10V onto the **TX OSC CNTRL** output to key the transmitter.

Audio for transmission is output on the **TX AUDIO HI** and **TX AUDIO LO** outputs. Channel guard is sent to the transmitter on the **CG HI** output.

Receiver Interface

The receiver ICOM is selected by pulling outputs RXF1, RXF2, RXF3, or RXF4 low. Carrier activity on the selected channel is sensed by the receiver's squelch circuitry and applied to the System Module on the **CAS** input. This active high input is level converted by Q8, and applied to the microprocessor on U1-23. The microprocessor then routes audio to the receiver.

Local Controls

The System Module has three switches and LEDs for local control. Switch S2 is a REMOTE PTT switch. When not activated, R23 pulls the line to +5V. When activated, R23 pulls the line to ground. This switch is input on pin 7 of input latch U25. The line is also routed to the external connector to allow an external module to activate the remote PTT input. A low on this input causes the microprocessor to react as though a PTT has been received over the line.

Switch S3 is a TX DISABLE switch. When not activated, R136 pulls the line to +5V. When activated, the switch pulls the line to ground. This switch is input on pin 8 of input latch U25. When S3 is activated, the microprocessor inhibits all transmissions.

Switch S4 is a CG MONITOR switch. When not activated, R137 pulls the line to +5V. When activated, the switch pulls the line to ground. This switch is input on pin 9 of input latch U25. The line is also routed to the external connector. This allows an external module to activate the CG MONITOR input, or to examine the state of the CG MONITOR input. A low on this input causes the microprocessor to switch into channel guard monitor.

When the System Module activates the ANT RLY output, LED DSI is turned on. When the System Module is in CG MONITOR, it lights LED DS3 by outputting a high on U1-66. This high is inverted by U2D. This allows current to flow through DS3, turning on the LED.

Putting the System Module in the transmit disable mode lights LED DS2 by outputting a high on U1-67. This high is inverted by U26C. This allows current to flow through DS2 to turn on the LED.

CG Filter, High Pass and De-emphasis Amps

Receiver audio is applied to the System Module "VOL/SQ HI" port on J1-2B. U37A buffers the input signal and removes any Dc bias. With an input of 1 Vrms at 1000 Hz, the output is typically 2 Vrms and is supplied to three places; channel guard reject filter, the DSP board through DSP unfiltered audio, and channel guard decode.

U30A is a unity gain notch-filter, centered at 205 Hz. The filter provides 25 dB of attenuation. U30B, U30C, and U30D form a sixth order, unity gain high-pass filter, with a cut-off frequency of 280 Hz. U37B is a +1/-3 dB de-emphasis filter that rolls the audio off at 6 dB-per-octave in the frequency range from 300-3000 Hz.

With 1 Vrms into VOL/SQ HI, the output of U37B will be 750 millivolts rms. This output is supplied to four places; U8A, TX Audio out, Line Audio out, and the summing amplifier with the optional auxiliary receiver input. U8A is controlled by the microprocessor to switch between MIC and VOL/SQ audio to the DSP. The combination of U37A, U30A, U30B, U30C, U30D, and U37B provide the frequency envelope-shaping requirements (roll-off) as shown in Figure 1.

The TX Audio Out circuit consists of U15, U36A, U8C, and U37D. U15 is an analog multiplexer which is controlled by the microprocessor. Any of the following signals can be connected to the TX AUDIO HI output; LOCAL MIC, VOL/SQ, DSP LINE/TX AUDIO, DSP TX AUDIO, External High Speed Data, LINE Input, open (battery alarm), and Ground (for no transmission). U8C is an analog mux which is controlled by the microprocessor to sum CG into the TX AUDIO output and increase the TX AUDIO gain on U37D.

Battery Alarm/Morse Code is summed with the output of U15. This allows for transmission of the alarm signal when other signals are present. U36 is a dual-digital potentiometer which is controlled by the microprocessor, and adjusts the transmit audio level. U37D is a gain stage which drives the TX AUDIO HI output. The level at TX AUDIO HI (J1-5C) and TX AUDIO LO (J1-6C) is adjustable between 40 and 250 millivolts rms.

U37C is the +2/-8 dB de-emphasis filter which provides a 6 dB per octave roll off from 300-3000 Hz for the local intercom or speaker audio. With a rated input of 1 Vrms at 1000 Hz, the output level of this filter is 750 millivolts rms. This filter, in combination with U37A, U30A, U30B, U30C, and U30D provide the frequency response shown in Figure 2.

U32 is the analog multiplexer for the INTERCOM Audio output. It allows for selection of VOL/SQ audio, LINE Input audio, Voice Guard summing, and DSP LINE/TX AUDIO. Amplifier U31C sums the multiplexed audio with Voice Guard tone. The resulting signal is applied to J1-7A.

CG/LSD Decode Filter

Received audio is coupled through a low pass filter to remove the audio, leaving only CG information. A hard limiter then converts the signal into a digital square wave. The square wave is decoded in software as well as the 135-degree phase shift for STE.

U9A is a gain stage which supplies two frequency-dependent, negative resistor (FDNR) circuits. The first FDNR consists of U10A and U10B, and has a cut-off at 205 Hz. The second FDNR, formed by U10C and U10D, has a cut-off at 230 Hz.

U11B is a low pass filter which provides added attenuation in the 300-3000 Hz range. These elements combine to provide 35 dB of attenuation for frequencies above 310 Hz. The resulting frequency response is shown in Figure 3.

U11A, D5, and Q2 combine to convert the analog signal at the U11B output to a 0-5 Vdc square wave. This square wave is then supplied to U18B to be read and decoded by the microprocessor.

CG/LSD Encode Filter

U12C is used to select between external low speed data or WALSH bits. The WALSH bits are created by the microprocessor on pins U1-64 and U1-65, and form a rough sine wave. This signal is coupled through U9C to provide some gain.

U16A, U16B, U16C, and U16D form two FDNR circuits which have the same response as described in the CG/LSD DECODE FILTER section. U9D provides gain and drives U35A. U35A is a digital potentiometer which provides level adjustment and is controlled by the microprocessor. Also, U9B has a 3.3 k-ohm source impedance to allow a separate source to drive Channel Guard HI. This filter has the same response as shown in Figure 3.

Local Mic Input

The local microphone input at J1-3A and J1-3B supplies 12-Volts dc level to power the microphone. This input is buffered through U13A, which removes the DC bias and amplifies a 100-millivolts rms input for a 775-millivolts rms output.

Battery Alarm/Morse Code

The Battery Alarm/Morse Code tones are generated using U29, U17C, and U17D. U29 is a Clock Timer which creates a square wave at the required frequency. C113 and R39 form a high pass filter to provide DC blocking. U17C is second order low pass filter and U17D provides gain. These components combine to provide the response shown in Figure 4.

The output of U17D sources the signal to U31B and U15. U15 is the TX AUDIO multiplexer discussed earlier in this section. U31B is an amplifier to sum the Battery Alarm signal with the Voice Guard Alert tone, which is then transmitted to the LINE Output.

Line Audio

The LINE output circuit consists of U14, U8B, U36B, U31D, U13B, and U31A. The analog multiplexer U14 is used to connect one of the following signals to the LINE driver U31D; LOCAL MIC, VOL/SQ, auxiliary receiver, aux receiver/VOL/SQ, DSP LINE/TX audio, MODEM LINE Data, open and Ground. The open state is to transmit Battery Alarm or Voice Guard Alarm.

When four-wire audio is selected, U14 is deactivated and U8B connects the LINE input to the line driver. Otherwise, U8B is disconnected and U14 is active.

U31A sums the aux receiver audio with the VOL/SQ audio. U36B is a digital potentiometer and controls the audio level into the line driver U31D. The level at LINE A (J1-4B) and LINE B (J1-4A) is adjustable between -20 dBm and +7 dBm.

The LINE IN audio is selected from LINE A and LINE B in a two-wire system, and from DUPLEX LINE A and DUPLEX LINE B in a four-wire system. Each input has a 600-ohm impedance to match the line impedance. U12B selects between two-and four-wire audio.

Digital potentiometer U35B sets the level applied to the line compensation filter U13B. This filter can be set up to compensate for high frequency roll-off on long lines by removing R16. This modification should be used when roll-off in the 2500 to 3000 Hz range is more than 10 dB below the 400 to 600 Hz level.

Following U13B is the circuit consisting of U13C, U13D, D6. LINE IN audio from U13B is applied to a network composed of R65, R75, and R76. After being amplified by U13C, the output is supplied to four places: Line Output, TX Audio output, Intercom audio, and D6.

The output of amplifier U13C is rectified by voltage doubler D6 which charges C25. U13D amplifies the voltage on C25. R75 and R76 serve to reduce distortion across the voltage divider.

Figure 1 - Channel Guard Tone Reject Filter (+1, -3 dBV)


Figure 2 - Channel Guard Tone Reject Filter (+2, -8 dBV)

Figure 3 - Channel Guard Encode/Decode Filter

Figure 4 - Battery Alarm/Morse Code Band-Pass Filter

This circuit operates in a linear fashion.

The increased voltage across C25 through U13D starts turning on Q3 reducing its drain to source resistance, which in turn, lowers the audio to U13C. Since this affects not only the output of U13C, but the turn-on voltage of Q3 from U13D, a steady audio output is provided.

Service Note: The compressor can be disabled by removing Q3. The compressor is typically disabled when shipped from the factory. It is preferable to use the compressor function on the DSP board.

DSP BOARD

The Digital Signal Processing (DSP) Board utilizes both digital and analog integrated circuits (IC's) to offer a compact, flexible, and reliable solution for audio signal analysis and modification. Most of the components are surface mounted.

The DSP Board operates with two channels of audio. It conditions the audio inputs, digitizes the audio, and processes the audio data in software. The DSP Board then sends the transformed audio to analog outputs, and the signal analysis information to its digital output.

Audio inputs from the System Module board are **DSP_FILT_VOL/SQ, DSP_UNFILT_VOL/SQ,** and **DSP_LINE_IN.** These signals are selected and conditioned through U10, U11, and U15. The signals are then sampled and digitized by U4 and U5. The digital audio data is then applied to U1 for processing. After processing, the audio data is returned to U4 and U5 for digital to analog conversion. The transformed audio is applied to the System Module board on **DSP_TX_AUD** and **DSP_LINE/TX_AUD.**

All pertinent information from the DSP analysis of the audio is communicated digitally to the System Module through the dual port RAM, U12. Messages are written to this piece of memory by the DSP micro-computer, U1. The messages are read from the mem-ory by the System Module (via the digital signals of connector P3).

For clarity, the DSP circuitry is analyzed in the following order:

1) DSP and supporting circuitry
2) Analog Input/Output
3) Parallel communication port

DSP Microprocessor

The DSP Board performs its functions in the ADSP-2101 Digital Signal Processing Microcomputer, U1. This chip requires external hardware to function.

Crystal (X1) provides the 8.192 MHz clock required by the DSP microprocessor. Capacitors C16 and C17 provide the loading required for reliable start-up and stable oscillation.

The DSP microprocessor can read or write to both internal and external data memory. Two identical 8K X 8 static RAM's (U2 & U3), are used to form an 8K X 16 external data memory space. External 16-bit data memory is applied to the DSP on D8-D23. U3 holds the most significant byte (MSB), and U2 holds the least significant byte (LSB).

For a single external memory address, U3 stores D23 through D16, and U2 stores D15 through D8. A 16-bit word is formed in order to maintain compata-bility with the processor's internal 1K X 16 data mem-ory architecture.

When the processor attempts to address data memory which exceeds that which is available internally (1K X 16), the address bus, A12 through A0, sets up an external address. The data memory is enabled by a low on DMS. A read or write is activated by a low on the RD or WR pin. The external data memory access is completed when address pins return to their high impedance state, RD or WR returns to high, and DMS rises to logic high.

DSP microprocessor U1 operates from a 2K internal program memory. This program RAM is volatile; it is lost during power-off sequences. Therefore, it is necessary to have non-volatile memory to safely hold the DSP Board code. The 16K X 8 EPROM (U6) performs this function.

Upon reset, or during a "re-boot", up to 2K of internal program memory is loaded from this external "BOOT EPROM." The Boot EPROM, U6, holds up to eight different pages which can be loaded. The selection of a 2K-page of code is software- controlled except during reset when boot page zero is always loaded.

In essence, boot memory page loading is a sequence of "read" cycles. The BMS pin goes low in order to enable the boot memory chip. Addresses are sequenced on lines A0 through A13, D22 and D23. The RD pin activates the data bus, D15 through D8, for each transfer of program memory into the internal program memory space.

The boot EPROM circuitry also includes resistors R1 and R2. These resistors are zero ohms, and are equivalent to jumper wires. If the capability of 8 boot pages is necessary, R2 is removed, and R1 is installed on the board. In this case, U6-pin 1 acts as an extra address pin which is connected to D23. If the capability of 4 boot pages is necessary, R1 is removed, and R2 is installed on the board. In this case, U6 pin 1 acts as a program pin, and is tied off to five volts.

Analog Inputs

The DSP Board inputs and processes audio from both the receiver and the line simultaneously. There are two possible receiver audio input settings and two possible line audio input settings. These are:

    (1)   **DSP_FILT_VOL/SQ** or **DSP_UNFILT_VOL/ SQ** input, and

    (2)   Two-wire line input or four-wire line input.

This audio selection is actuated directly by the DSP but is user-programmable. The DSP uses the address multiplexer, U8, to select U7, a D-flip flop register. This is accomplished by setting A13-A11 to binary 100 when PMS goes low. Such a sequence will cause U8-pin 14 to go low, enabling data to pass through the D-flip flops upon WR going low and then high. D8 and D9 are written to the outputs of U7 (pins 2 and 5) as **VOL/SQ_SEL** and **CANCEL_SEL**.

Depending upon these signals, digitally-controlled analog switches (U10) route the appropriate signals to achieve the final audio input settings described above. If **VOL/SQ_SEL** is a logic high, **DSP_UNFILT_VOL/ SQ** is selected; otherwise **DSP_FILT_VOL/SQ** is selected. If **CANCEL_SEL** is a logic high, four-wire operation is selected. If not a logic high, two-wire operation is selected.

Each audio channel selection requires proper voltage level adjustment to insure an optimal conversion to the digital domain where it will be processed. This conversion is performed by codecs U4 and U5. In other words, the analog audio signals are conditioned to assure that their dynamic ranges can be accommodated by the codecs. The codecs will neither be under-driven nor saturated. This results in a digital audio signal with uniform SNR following the codec A/D conversion.

Filtered Receiver Input Conditioning

Filtered receiver input comes from the System Module following de-emphasis and channel guard reject filtering at a maximum of 1.16 millivolts rms. This input channel requires no amplification to assure that codec U4 utilizes its dynamic range efficiently.

The amplification factor is determined by resistors R5 and R6. The gain is 1.0. Therefore, the maximum input voltage to the codec is 1.16 Volts rms.

Unfiltered Receiver Input Conditioning

Unfiltered receiver input comes from the System Module before de-emphasis or channel guard reject filtering at a maximum of 3 Volts rms. Therefore, the DSP Board must de-emphasize the signal in addition to performing level adjustment. This will assure that the full dynamic range of the codec U4 is utilized efficiently and that the audio signal is properly adjusted to account for pre-emphasis imposed during the previous transmission.

De-emphasis is accomplished by the RC network composed of R9 and C23 which provides a 20 DB/ decade rolloff from 60 to 3000 Hertz. The network also provides 24.5 DB of attenuation at 1KHz.

Level equalizing is accomplished by resistors R22 and R5. These components take the remaining 0.176 Volts rms (following the de-emphasis stage) and provide a gain of 7.0. This results in a 1.23-Volt rms maximum input voltage to the codec (again analyzed at 1 KHz.)

Four-Wire Line Input Conditioning

Four-wire line input comes from the **DPLX** line input pair of the Control Shelf when it is in a four-wire configuration. Its audio is not in contention with audio which is leaving the station because there are two lines independently dedicated for the output signal.

The line audio level-adjustment is able to attenuate a 2.47 Volts rms signal, and amplify a 77.3 mVrms signal to the maximum input level of a codec (approximately 1.4 Volts rms). This is to compensate for up to 30 dB of line loss that can occur between the Remote Control Unit and the station.

In the four-wire configuration, **DSP_LINE_IN** is propagated to TP1 with only a gain of 1.09 provided by the differential instrumentation amplifier circuit of U11(A,B,C) and R12-R17. This occurs because the amount subtracted from **DSP_LINE_IN** is **AGND** (U10A pin 13).

Between TP1 and TP2 there is a digitally controlled variable gain stage. The gain stage is composed of U11D, U15(1), R18, and R20. The DSP addresses (and serially loads) a resistance from 0 to 10K-ohms into the dual programmable potentiometer, U15. The digitally-controlled impedance, along with R18 and R20, form a gain through operational amplifier U11D.

The DSP uses address multiplexer U8 to select U7, a D-flip flop register. This is accomplished by setting A13-A11 to binary 100 when PMS goes low. Such a sequence will cause U8-pin 14 to go low, enabling data to pass through the D-flip flops upon WR going low and then high.

Data is written to the D10, D11, and D15 outputs of U7 (pins 6, 9, and 19) known as **POT_CLK**, **POT_LOAD_EN**, and **POT_IN** which directly control U15. **POT_CLK** is a serial clock. **POT_IN** is serial data. **POT_LOAD_EN** is a serial load enable. During a "load" cycle, **POT_LOAD_EN** is held high. Seventeen **POT_IN** values are set up and held with respect to the rising edges of **POT_CLK**. The first value loaded into the dual programmable potentiometer is a "don't care" value. The following sixteen values comprise two 8-bit wiper positions. Wiper 1 gets loaded before wiper 0. Loading is specified from MSB to LSB.

Two-Wire Line Input Conditioning

Two-wire line input comes from the Line input of the System Module when it is in a two-wire configuration. This audio is in contention with audio which is leaving the station on the same two-wire pair. The DSP Board must cancel out the interfering output audio from the input. In addition, it must amplify the input signal to account for the line loss of up to 30 dB that can occur between the Remote Control Unit and the station.

Cancellation of transmit audio from receive audio on the two wire pair is accomplished by the differential instrumentation amplifier consisting of U11(A,B,C), R11-R17, and the DSP-controlled resistance through U15(0) and R10. The **SYSBD_LINE_OUT** (a DSP Board input signal) is level adjusted through the programmable potentiometer, U15(0), (as explained above) and then subtracted from the line input signal.

After subtraction, the remaining input (received audio) is level adjusted by the remaining programmable potentiometer U15(1) exactly as in the four-wire case.

Analog Outputs

Audio outputs **DSP_TX_AUD** and **DSP_LINE/TX_AUD** are applied directly to the System Module through the op-amp output stages on codecs U4 and U5. Resistor pairs R7/R8 and R3/R4 determine the gain of the amplifiers.

Parallel Communications Hardware

The DSP Board is equipped with a full duplex, parallel interface for communications between the System Module microprocessor and the DSP microprocessor chip. Communications are accomplished through a dual port RAM, U12.

Byte-wide messages are passed between System Module and DSP chip by reading and writing data upon this common piece of memory.

The external eight-bit System microprocessor can read and write to the dual port RAM. A 74HC373 address latch (U13) is used by the 8-bit host to latch the address (AD7-AD0). The host uses its ALE signal to perform the actual clocking into the latch.

Once ALE has returned to logic one, AD7-AD0 become bidirectional data pins. During a "write" cycle, the host sets up data on AD7-AD0. During a "read" cycle, the System Module microprocessor releases the data lines AD7-AD0 into their high impedance state.

Finally, the System Module's low-going **UP_RD** or **UP_WR** pulse executes the desired read/write function. Note that reading and writing is only accom-plished when the **DSP_CS** signal is held low. In this way, the System Module microprocessor exclusively selects the dual port memory space to prevent contention upon the AD bus.

The DSP chip reads and writes from the dual port RAM by first selecting its communication memory space. This is accomplished by setting A13-A11 to binary 010 when PMS goes low. Such a sequence will cause U8 pin 13 to go low and thus enable the dual port RAM, U12. Once enabled, the communications memory is accessed with address lines A9-A0 and data lines D15-D8, in conjunction with a low-going RD or WR pulse.

The DSP chip and host processor coordinate message handling through the **RBLE** and **TBLF** flags. The DSP chip sets **TBLF** by writing to location 3FFH of the dual port RAM; it clears **RBLE** by reading from location 3FEH of the dual port RAM.

Similarly, the host microprocessor can clear **TBLF** by reading from location 3FFH of the dual port RAM. It then sets **RBLE** by writing to location 3FEH of the dual port RAM. (Note that a flag is set when it is low; it is clear when it is high.) This way, both microprocessors can monitor flag conditions in order to keep from trying to access the same locations in memory at the same time.

Tri-state buffer U9 is used by the DSP microprocessor in order to read the **RBLE** and **TBLF** flags. This alleviates the possibility of contention on the DSP's data bus D15-D8. The **RBLE** and **TBLF** flags are read by first selecting U9. This is accomplished by setting A13-A11 to binary 100 when PMS goes low. Such a sequence will cause U8-pin 14 to go low and thus enable data to pass through the tri-state buffer upon RD going low. U9, pins 2 and 3 appear on D8 and D9, and are latched into U1 when RD returns high.

SYSTEM BOARD

COMPONENT SIDE

(19D902453, Sh. 1, Rev. 7)
(19D902452, Layer 1, Rev. 5)
(19D902452, Layer 6, Rev. 5)

SYSTEM BOARD

19D902453G1

VIEW AT A
(ORIENTATION OF U4)

SOLDER SIDE

(19D902453, Sh. 1, Rev. 7)
(19D902452, Layer 6, Rev. 5)

FRONT PANEL

SYSTEM MODULE

TRANSMIT
REM PTT
TX DISABLE
CG MONITOR

SYSTEM MODULE

TRANSMIT
TX DISABLE
CG MONITOR

⚠ **CAUTION**
OBSERVE PRECAUTIONS FOR HANDLING
ELECTROSTATIC SENSITIVE DEVICES

← RUNS ON SOLDER SIDE
← RUNS ON BOTH SIDES
← RUNS ON COMPONENT SIDE

J1
- A1
- A2　VOL/SQ LO
- A3　MIC HI 4
- A4　LINE B
- A5　DPLX LINE A 6
- A6　VG ALERT 4
- A7　INTRCM AUD 4
- A8
- A9　　　-5V　+5VA
- A10
- A11　MDM LINE RXD
- A12　COMB PTT OUT 3　+5V
- A13　DGND 1
- A14
- A15　LIM CG 3, 4
- A16　REMOTE PTT IN 2
- A17　19S0 DIS 3
- A18　REPEAT PTT OUT 3
- A19　DC CNTRL 1 2
- A20　BATT STDBY 2
- A21
- A22
- A23　ANT REL 5
- A24　PWR SNSR 2
- A25　RX MTR+ 2
- A26　EXT LSD 5
- A27　PRG RXD 2
- A28　SPARE
- A29　COMM- 2
- A30　RXF2/CLK 3
- A31
- A32　TXF3/DATA 3

J1
- B1
- B2　VOL/SQ HI 4
- B3　MIC LO
- B4　LINE A 4, 6
- B5　DPLX LINE B
- B6　CG HI 5, 6
- B7
- B8
- B9　　　-5V　+5VA
- B10
- B11　EXT JCK 2
- B12　DETECT DIS 3　+5V
- B13　DGND 1
- B14
- B15　RUS IN 3
- B16　DELAYED PTT IN 3
- B17　VG PTT OUT 3
- B18　CG MON 2, 3
- B19　DC CNTRL 2 2
- B20　CAS 2
- B21
- B22
- B23　TX OSC CNTRL 6
- B24　TX MTR+ 2
- B25　RX MTR-
- B26　EXT HSD 5
- B27　SPARE
- B28
- B29
- B30　RXF3/DATA 3
- B31　TXF1 3
- B32　TXF4/AUX2/ENBL 3

J1
- C1
- C2　+13.8VF 2, 3
- C3　2ND RCVR 4, 5
- C4　MDM LINE TXD 5
- C5　TX AUDIO HI 6
- C6　TX AUDIO LO
- C7　　　+12V
- C8
- C9
- C10　　　-12V
- C11　REPEAT PTT IN 3
- C12　TX CG EN 3
- C13　DGND 1　+5V
- C14
- C15　RX 1 MUTE 3
- C16　COMB PTT IN 3
- C17　REMOTE PTT OUT 3
- C18　RESET 2, 3
- C19　DC CNTRL 3 2
- C20　LOCAL PTT 2
- C21
- C22　VG SQ DSBL 3
- C23　AUX RX MUTE 2
- C24　TX MTR- 2
- C25　+10V TX 5
- C26
- C27　PGM TXD 2
- C28　COMM+ 2
- C29　RXF1 3
- C30　RXF4/AUX1/ENBL 3
- C31　TXF2/CLK 3
- C32

J2
- J2-1
- J2-2
- J2-3　DSP RST 2
- J2-4
- J2-5　DSP FILT VOL/SQ 4, 5
- J2-6　DSP LINE IN 6
- J2-7　DSP TX AUD 5
- J2-8　DSP LINE/TX AUD 4, 5
- J2-9　DSP UNFILTVOL/SQ 4, 5
- J2-10
- J2-11　DSP TBLF 2　　TP25
- J2-12　DSP RBLE 2　　TP26
- J2-13
- J2-14　　　+5VA　-12V
- J2-15　SYSBD LINE OUT 4

15 PIN BERG

J3
- J3-1　DGND 1
- J3-2　ALE 2
- J3-3
- J3-4　DSP CS 3　+5V
- J3-5
- J3-6　UP RD 2, 3
- J3-7　+12V　UP WR 2, 3
- J3-8　　　　0
- J3-9　　　　1
- J3-10　　　2
- J3-11　　　3
- J3-12　　　4
- J3-13　　　5
- J3-14　　　6
- J3-15　　　7

15 PIN BERG

AD[0:7] 2, 3

21A, 21B, AND 21C ARE A+ ON BACKPLANE; COMP GND SHOULD BE CONNECTED TO AGND BY A 25 MIL RUN

+5V

C38 .01UF / C71 .01UF / C74 .01UF / C75 .01UF / C76 .01UF / C77 .01UF / C69 .01UF / C68 .01UF / C100 .01UF / C58 .01UF / C101 .01UF / C2 .01UF / C97 .01UF / C70 .01UF / C98 .01UF / C78 .01UF

U3　U19　U24　U26　U27　+5V

C36 1000PF / C89 1000PF / C95 1000PF / C34 1000PF / C33 1000PF / C80 1000PF / C87 1000PF / C31 1000PF / C39 1000PF / C32 1000PF / C102 1000PF

U1　U2　U4　U5　U6　U7　U21　U25　U28　U29　U34

BYPASS CAPACITORS - PLACE NEAR IC INDICATED

+12V　+5VA　+5V

C40 10UF / C42 10UF / C43 10UF

C44 10UF / C45 10UF

-12V　-5V

UNUSED GATES

U22-C 4540S
4 → 13
U22-E 4540S
6 → 11
U22-F 4540S
10 → 7
U22-D 4540S
12 → 5

U20-B 74HC74
+5V
10 PRE
12 D　9
11 CK　8
13 CLR

U21-B 74HC04

U21-E 74HC04
3 → 4

U21-F 74HC04
11 → 10

13 → 12

UNUSED GATES

ALL RESISTORS ARE 1/8 WATT UNLESS
OTHERWISE SPECIFIED AND RESISTOR
VALUES IN OHMS UNLESS FOLLOWED BY
MULTIPLIER K OR M.
CAPACITOR VALUES IN F UNLESS
FOLLOWED BY MULTIPLIER U, N OR P
INDUCTANCE VALUES IN H UNLESS
FOLLOWED BY MULTIPLIER M OR U

SYSTEM MODULE

19D902590G1, G2

(19D902590, Sh. 1 Rev. 2)

SYSTEM
MODULE

◎ TRANSMIT

REM PTT

◎ Tx DISABLE

◎ CG MONITOR

19D902590G
SYSTEM MODULE

① NOTES:

⚠ TORQUE 20 ± 1.3 INCH POUNDS.

⚠ TORQUE 15.5 ± 1.3 INCH POUNDS.

⚠ MARK AS SHOWN WITH APPLICABLE GROUP
NUMBER PER 19A115740P1.

⚠ LUBRICATE HARDWARE BEFORE ASSEMBLY
USING ITEM 14.

⚠ ALIGN CORNER OF ITEM 8 WITH INSIDE
CORNER OF ITEM 3.

SYSTEM BOARD

19D902590G1, G2

(19D902907, Sh. 1, Rev. 3)

SYSTEM MODULE

19D902590G1, G2

(19D902907, Sh. 2, Rev. 2)

SYSTEM BOARD

19D902590G1, G2

(19D902907, Sh. 3, Rev. 0)

CG/LSD DECODE FILTER

CG REJECT FILTER

+2/-8DB DE-EMPHASIS

+1/-3DB DE-EMPHASIS

SYSTEM MODULE

19D902590G1, G2

(19D902907, Sh. 4, Rev. 4)

CG/LSD ENCODE FILTER

SYSTEM MODULE

19D902590G1, G2

(19D902907, Sh. 5, Rev. 4)

LINE COMPENSATION

- THIS PART IS REMOVED
  FOR LINE COMPENSATION
  PLACE ON TOP OF BOARD

COMPRESSOR

SYSTEM MODULE

19D902590G1, G2

(19D902907, Sh. 6, Rev. 3)

CAUTION

OBSERVE PRECAUTIONS
FOR HANDLING
**ELECTROSTATIC
SENSITIVE
DEVICES**

VIEW AT "A"
(ORIENTATION OF XU6)

(19D902667, Sh. 1, Rev. 4)
(19D902668, Layer 2, Rev. 3)
(19D902668, Layer 3, Rev. 3)

RUNS ON SOLDER SIDE

RUNS ON BOTH SIDES

RUNS ON COMPONENT SIDE

DSP BOARD

19D902667G1

DSP BOARD

19D902667G1

(19D902910, Sh. 1, Rev. 3)

REF	+5V	DGND	CAP
U1	E1.K1.D10	B1.L3.M10.B6	YES (3)
U2.U3	20	14	YES
U6	20	10	YES
U7	20	14	YES
U8	16	8	YES
U9	20	10	YES
U12	52	26	YES
U13	20	10	YES
U15	16	8	YES

THIS SCHEMATIC DIAG APPLIES TO

MODEL NO.	REV LETTER
PL19D902667G1	B

SCHEMATIC DIAGRAM

DSP BOARD

19D902667G1

(19D902910, Sh. 2, Rev. 2)

TP28

R49
1K

TX CODEC RX 1. 3

R46
4.64K

R47
4.64K

U16

R48
4.64K

+12V

R34
21.5K

D1

R40
30.1K

C31
1000P

R44
30.1K

C35
1000P

C27
2.2U

R36
3.92K

R35
1K

R38
61.9K

R39
11.5K

U16-C

R41
383

R42
383

R43
24.9K

R45
11.5K

U16-D

C28
2.2U

C24
4700P

R30
150K

U16

C29
.047U

C30
6800P

C32
.082

C33
6800P

C34
6800P

C25
60P

R37
21.5K

R31
15K

R33
51.1K

-12V

R32
1.21K

C26
.047U

U17-A

VEE

SEL1 2

+12V

R51
4.64K

R52
9.09K

+5VA PIN 16

-5V PIN 7

AGND PIN 8

U17-B

DSPTXAUD 1

C36
2.2U

D2

TX CODEC RX 1. 3

SYSBRD LINE OUT 1

R50
4.64K

U18-B

SEL2 2

R53
11K

U17-C

EN

U18-A

C37
2.2U

POWER AND GROUND CONNECTIONS			
U16-4	+12V	U16-11	-12V
U18-4	+12V	U18-11	-12V

U18-C

R54
9.09K

ECHO CAN POT HI 1

-12V

FILTER	SEL2	SEL1
-18DB	0	0
-30DB	0	1
NONE	1	X

U18-D

DSP BOARD

19D902667G1

(19D902910, Sh. 3, Rev. 1)

SYSTEM CONTROL MODULE 19D902590G1 - CONTROL MODULE 19D902590G2 - CONTROL MODULE WITH TONE DSP ISSUE 2		
SYMBOL	**PART NO.**	**DESCRIPTION**
		- - - - - - - - - MISCELLANEOUS - - - - - - - - -
2	19D902485P1	Chassis.
3	19D902486P1	Cover.
4	19D902555P1	Handle.
5	19D902453G1	System Board (see below).
6	19A702381P506	Screw, thread forming: TORX, No. M3.5 - 0.6 X 6.
7	19A702381P513	Screw, thread forming: TORX, No. M3.5 - 0.6 X 13.
8	19B232682P20	Pad. (Used in G2).
9	19A702381P508	Screw, thd. form: No. 3.5-0.6 x 8.
15	19B235310P1	Nameplate.
16	19D902667G1	DSP Board (Used in G2) (see below).
	SYSTEM BOARD 19D902453G1	
		- - - - - - - - - - CAPACITORS - - - - - - - - -
C1	19A702052P5	Ceramic: 1000 µF 10%, 50 VDCW.
C2	19A702052P14	Ceramic: 0.01 uF 10%, 50 VDCW.
C3	19A702061P13	Ceramic: 10 pF 5%, 50 VDCW, temp coef 0 30 PPM.
C4	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C5	19A702052P26	Ceramic: 0.1 µF ±10%, 50 VDCW.
C6 and C7	19A702052P114	Ceramic: 0.01 µF ±5%, 50 VDCW.
C8	19A705205P5	Tantalum: 6.8 µF, 10 VDCW; sim to Sprague 293D.
C9	19A702052P28	Ceramic: 0.022 µF ±10%, 50 VDCW.
C10 and C11	19A702052P114	Ceramic: 0.01 µF ±5%, 50 VDCW.
C12	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C13	19A705205P2	Tantalum: 1 µF, 16 VDCW; sim to Sprague 293D.
C14	19A705205P6	Tantalum: 10 µF, 16 VDCW; sim to Sprague 293D.
C15	19A702052P122	Ceramic: 0.047 µF ±5%, 50 VDCW.
C16	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C18	19A702052P24	Ceramic: 0.068 µF ±10%, 50 VDCW.
C19	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C21	19A702061P77	Ceramic: 470 pF ±5%, 50 VDCW, temp coef 0 30 PPM.
C22	19A705205P14	Tantalum: 6.8 µF, 6 VDCW; sim to Sprague 293D.
C23	19A702052P26	Ceramic: 0.1 µF ±10%, 50 VDCW.
C25	19A705205P111	Tantalum: 47 µF, 10 WVDC; sim to Sprague 293D.
C27 and C28	19A705205P111	Tantalum: 47 µF, 10 WVDC; sim to Sprague 293D.
C29 thru C36	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C38	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C39	19A705205P5	Tantalum: 6.8 µF, 10 VDCW; sim to Sprague 293D.
C40	19A705205P6	Tantalum: 10 µF, 16 VDCW; sim to Sprague 293D.
C42 thru C45	19A705205P6	Tantalum: 10 µF, 16 VDCW; sim to Sprague 293D.
C46	344A3431P1	Monolithic: 1.0 µF +80/-20%, 16 VDCW.
C47 thru C50	19A702052P114	Ceramic: 0.01 µF ±5%, 50 VDCW.
C51	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C52	19A702061P37	Ceramic: 33 pF ±5%, 50 VDCW, temp coef 0 + or -30 PPM/C.

SYMBOL	**PART NO.**	**DESCRIPTION**
C53	19A702061P45	Ceramic: 47 pF ±5%, 50 VDCW, temp coef 0 + or -30 PPM.
C58	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C59 and C60	19A702052P122	Ceramic: 0.047 µF ±5%, 50 VDCW.
C61	19A702052P26	Ceramic: 0.1 µF ±10%, 50 VDCW.
C62 thru C67	19A149791P1	Metalized polyproylene: .022 uH ±1% 100 VDCW.
C68 thru C71	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C72 and C73	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C74 thru C79	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C80 thru C84	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C87 thru C95	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C96 thru C98	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C99	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C100 and C101	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C102	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C103	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C104	19A705205P111	Tantalum: 47 µF, 10 WVDC; sim to Sprague 293D.
C105 thru C108	19A702052P5	Ceramic: 1000 pF ±10%, 50 VDCW.
C109 and C110	19A702052P14	Ceramic: 0.01 µF ±10%, 50 VDCW.
C111	19A702052P114	Ceramic: 0.01 µF ±5%, 50 VDCW.
C112	19A702061P77	Ceramic: 470 pF ±5%, 50 VDCW, temp coef 0 30 PPM.
C113	19A702052P114	Ceramic: 0.01 µF ±5%, 50 VDCW.
		- - - - - - - - - - DIODES - - - - - - - - - -
D1 thru D7	19A700053P2	Silicon: 2 Diodes in Series; sim to BAV99.
		- - - - - - - - INDICATING DEVICES - - - - - - -
DS1 thru DS3	19A703595P10	Diode, optoelectronic.
		- - - - - - - - - - - JACKS - - - - - - - - - - -
J1	19B801587P7	Connector, DIN: 96 male contacts, right angle mounting; sim to AMP 650887-1.
J2 and J3	19A704852P334	Connector, printed wiring board.
		- - - - - - - - - - INDUCTORS - - - - - - - - - -
L1 and L2	19A705470P53	Coil, fixed.
		- - - - - - - - - TRANSISTORS - - - - - - - - -
Q2	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.
Q4	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.
Q5	19A700059P2	Silicon, PNP: sim to MMBT3906, low profile.
Q6	19A700083P104	Zener diode.

SYMBOL	PART NO.	DESCRIPTION
		- - - - - - - - TRANSISTORS CONT. - - - - - - - - -
Q7 and Q8	19A700059P2	Silicon, PNP: sim to MMBT3906, low profile.
Q9 and Q10	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.
Q11 and Q12	19A700059P2	Silicon, PNP: sim to MMBT3906, low profile.
		- - - - - - - - - RESISTORS - - - - - - - - -
R1	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R2	19B800607P473	Metal film: 47K ohms ±5%, 1/8 w.
R3	19A702931P301	Metal film: 10K ohms ±1%, 200 VDCW, 1/8 w.
R4	19B800607P153	Metal film: 15K ohms ±5%, 1/8 w.
R5	19B800607P332	Metal film: 3.3K ohms ±5%, 1/8 w.
R6	19A702931P301	Metal film: 10K ohms ±1%, 200 VDCW, 1/8 w.
R7	19B800607P681	Metal film: 680 ohms ±5%, 1/8 w.
R8 and R9	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R10	19B800607P391	Metal film: 390 ohms ±5%, 1/8 w.
R11	19B800607P1	Metal film: Jumper.
R12	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R13	19B800607P1	Metal film: Jumper.
R14	19B800607P222	Metal film: 2.2K ohms ±5%, 1/8 w.
R15	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R16	19B800607P1	Metal film: Jumper.
R17	19B800607P682	Metal film: 6.8K ohms ±5%, 1/8 w.
R18	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R19	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R20	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R21	19B800607P223	Metal film: 22K ohms ±5%, 1/8 w.
R22	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R23	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R24 and R25	19B800607P473	Metal film: 47K ohms ±5%, 1/8 w.
R26	19A702931P384	Metal film: 73.2K ohms ±1%, 200 VDCW, 1/8 w.
R27	19A702931P388	Metal film: 80.6K ohms ±1%, 200 VDCW, 1/8 w.
R28	19A702931P358	Metal film: 39.2K ohms ±1%, 200 VDCW, 1/8 w.
R29	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R30	19A702931P384	Metal film: 73.2K ohms ±1%, 200 VDCW, 1/8 w.
R31	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R32	19A702931P369	Metal film: 51.1K ohms ±1%, 200 VDCW, 1/8 w.
R33	19A702931P325	Metal film: 17.8K ohms ±1%, 200 VDCW, 1/8 w.
R34	19A702931P350	Metal film: 32.4K ohms ±1%, 200 VDCW, 1/8 w.
R35	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R36	19A702931P382	Metal film: 69.8K ohms ±1%, 200 VDCW, 1/8 w.
R37	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R39	19A702931P401	Metal film: 100K ohms ±1%, 200 VDCW, 1/8 w.
R40	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R41	19B800607P104	Metal film: 100K ohms ±5%, 1/8 w.
R42	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R43	19B800607P684	Metal film: 680K ohms ±5%, 1/8 w.
R44	19B800607P473	Metal film: 47K ohms ±5%, 1/8 w.
R45	19B800607P683	Metal film: 68K ohms ±5%, 1/8 w.
R46	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R47 and R48	19B800607P681	Metal film: 680 ohms ±5%, 1/8 w.
R49	19A702931P313	Metal film: 13.3K ohms ±1%, 200 VDCW, 1/8 w.

| SYMBOL	PART NO.	DESCRIPTION
R50	19A702931P406	Metal film: 113K ohms ±1%, 200 VDCW, 1/8 w.
R51 thru R53	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R54	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R55 and R56	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R57	19B800607P822	Metal film: 8.2K ohms ±5%, 1/8 w.
R58	19B800607P1	Metal film: Jumper.
R59	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R60	19B800607P471	Metal film: 470 ohms ±5%, 1/8 w.
R61	19A702931P413	Metal film: 133K ohms ±1%, 200 VDCW, 1/8 w.
R62	19A702931P327	Metal film: 18.7K ohms ±1%, 200 VDCW, 1/8 w.
R63	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R64	19A702931P177	Metal film: 619 ohms ±1%, 200 VDCW, 1/8 w.
R65	19B800607P682	Metal film: 6.8K ohms ±5%, 1/8 w.
R66	19A702931P243	Metal film: 2740 ohms ±1%, 200 VDCW, 1/8 w.
R67	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R68	19B800607P153	Metal film: 15K ohms ±5%, 1/8 w.
R69	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R70	19B800607P104	Metal film: 100K ohms ±5%, 1/8 w.
R71	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R72	19A702931P269	Metal film: 5110 ohms ±1%, 200 VDCW, 1/8 w.
R73	19A702931P313	Metal film: 13.3K ohms ±1%, 200 VDCW, 1/8 w.
R74	19B800607P561	Metal film: 560 ohms ±5%, 1/8 w.
R75 and R76	19B800607P224	Metal film: 220K ohms ±5%, 1/8 w.
R77	19A702931P376	Metal film: 60.4K ohms ±1%, 200 VDCW, 1/8 w.
R78	19B800607P222	Metal film: 2.2K ohms ±5%, 1/8 w.
R79	19B800607P152	Metal film: 1.5K ohms ±5%, 1/8 w.
R80 thru R83	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R84	19B800607P823	Metal film: 82K ohms ±5%, 1/8 w.
R85	19A702931P434	Metal film: 221K ohms ±1%, 200 VDCW, 1/8 w.
R86	19B800607P153	Metal film: 15K ohms ±5%, 1/8 w.
R87	19B800607P105	Metal film: 1M ohms ±5%, 1/8 w.
R88	19A702931P305	Metal film: 11K ohms ±1%, 200 VDCW, 1/8 w.
R89	19A702931P384	Metal film: 73.2K ohms ±1%, 200 VDCW, 1/8 w.
R90	19A702931P358	Metal film: 39.2K ohms ±1%, 200 VDCW, 1/8 w.
R91	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R92	19A702931P384	Metal film: 73.2K ohms ±1%, 200 VDCW, 1/8 w.
R93	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R94	19A702931P388	Metal film: 80.6K ohms ±1%, 200 VDCW, 1/8 w.
R95	19A702931P325	Metal film: 17.8K ohms ±1%, 200 VDCW, 1/8 w.
R96	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R97	19A702931P382	Metal film: 69.8K ohms ±1%, 200 VDCW, 1/8 w.
R98	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R99	19A702931P350	Metal film: 32.4K ohms ±1%, 200 VDCW, 1/8 w.
R100	19B800607P471	Metal film: 470 ohms ±5%, 1/8 w.
R101	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R102	19B800607P123	Metal film: 12K ohms ±5%, 1/8 w.
R103	19A702931P355	Metal film: 36.5K ohms ±1%, 200 VDCW, 1/8 w.
R104 and R105	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R106 and R107	19A702931P285	Metal film: 7500 ohms ±1%, 200 VDCW, 1/8 w.
R108	19A702931P177	Metal film: 619 ohms ±1%, 200 VDCW, 1/8 w.

SYMBOL	PART NO.	DESCRIPTION
		---------- RESISTORS CONT. ----------
R109	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R110	19B800607P105	Metal film: 1M ohms ±5%, 1/8 w.
R111	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R112	19A702931P301	Metal film: 10K ohms ±1%, 200 VDCW, 1/8 w.
R113	19A702931P293	Metal film: 9090 ohms ±1%, 200 VDCW, 1/8 w.
R114	19A702931P383	Metal film: 71.5K ohms ±1%, 200 VDCW, 1/8 w.
R115 and R116	19B800607P391	Metal film: 390 ohms ±5%, 1/8 w.
R117	19A702931P385	Metal film: 75K ohms ±1%, 200 VDCW, 1/8 w.
R120	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R121	19A702931P342	Metal film: 26.7K ohms ±1%, 200 VDCW, 1/8 w.
R122	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R124	19A702931P325	Metal film: 17.8K ohms ±1%, 200 VDCW, 1/8 w.
R125	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R126	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R127	19A702931P293	Metal film: 9090 ohms ±1%, 200 VDCW, 1/8 w.
R128 and R129	19A702931P222	Metal film: 1650 ohms ±1%, 200 VDCW, 1/8 w.
R130	19A702931P422	Metal film: 165K ohms ±1%, 200 VDCW, 1/8 w.
R131	19B800607P104	Metal film: 100K ohms ±5%, 1/8 w.
R132	19B800607P332	Metal film: 3.3K ohms ±5%, 1/8 w.
R133 and R134	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R135	19A702931P313	Metal film: 13.3K ohms ±1%, 200 VDCW, 1/8 w.
R136 and R137	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R138	19A702931P285	Metal film: 7500 ohms ±1%, 200 VDCW, 1/8 w.
R138	19A702931P389	Metal film: 82.5K ohms ±1%, 200 VDCW, 1/8 w.
R140	19B800607P224	Metal film: 220K ohms ±5%, 1/8 w.
R141	19A702931P269	Metal film: 5110 ohms ±1%, 200 VDCW, 1/8 w.
R142	19B800607P474	Metal film: 470K ohms ±5%, 1/8 w.
R143	19A702931P436	Metal film: 232K ohms ±1%, 200 VDCW, 1/8 w.
R144	19A702931P243	Metal film: 2740 ohms ±1%, 200 VDCW, 1/8 w.
R145	19B800607P224	Metal film: 220K ohms ±5%, 1/8 w.
R146	19B800607P474	Metal film: 470K ohms ±5%, 1/8 w.
R147	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R148	19B800607P153	Metal film: 15K ohms ±5%, 1/8 w.
R149 thru R151	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R152	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R153 thru R156	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R157	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R158	19B800607P153	Metal film: 15K ohms ±5%, 1/8 w.
R159	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R160	19B800607P332	Metal film: 3.3K ohms ±5%, 1/8 w.
R161	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R162	19B800607P474	Metal film: 470K ohms ±5%, 1/8 w.
R163	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R164	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R165	19B800607P682	Metal film: 6.8K ohms ±5%, 1/8 w.
R166	19A702931P355	Metal film: 36.5K ohms ±1%, 200 VDCW, 1/8 w.
R167	19A702931P222	Metal film: 1650 ohms ±1%, 200 VDCW, 1/8 w.
R168	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R169	19A702931P393	Metal film: 90.9K ohms ±1%, 200 VDCW, 1/8 w.

| SYMBOL	PART NO.	DESCRIPTION
R170 and R171	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R172 and R173	19B800607P474	Metal film: 470K ohms ±5%, 1/8 w.
R174	19A702931P313	Metal film: 13.3K ohms ±1%, 200 VDCW, 1/8 w.
R175	19B800607P333	Metal film: 33K ohms ±5%, 1/8 w.
R176	19A702931P222	Metal film: 1650 ohms ±1%, 200 VDCW, 1/8 w.
R177	19A702931P269	Metal film: 5110 ohms ±1%, 200 VDCW, 1/8 w.
R178	19B800607P474	Metal film: 470K ohms ±5%, 1/8 w.
R179	19A702931P385	Metal film: 75K ohms ±1%, 200 VDCW, 1/8 w.
R180	19A702931P413	Metal film: 133K ohms ±1%, 200 VDCW, 1/8 w.
R181	19B800607P1	Metal film: Jumper.
R182	H212CRP415C	Deposited carbon: 0.15M ohms ±5%, 1/4 w.
R184	H212CRP410C	Deposited carbon: 100K ohms ±5%, 1/4 w.
R185	H212CRP347C	Deposited carbon: 47K ohms ±5%, 1/4 w.
		--------- SWITCHES ---------
SW2 thru SW4	19A705959P3	Switch, toggle.
		-------- INTEGRATED CIRCUITS --------
U1	19A705982P101	Microcomputer.
U2	19A703471P302	Digital: Octal Data Latch; sim to 74HC373.
U3	19A703471P120	Digital: 3-to-8 Decoder/Demultiplexer; sim to 74HC138.
U4	344A3307G7	EPROM kit, programmed.
U5	19A705603P5	Digital: 8K x 8-Bit Static CMOS RAM; sim to KM6264AL-10
U6	19A703952P102	Integrated circuit.
U7	19A704380P319	Digital: CMOS Octal Data Flip-Flop; sim to 74HC377.
U8	19A702705P5	Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM.
U9	344A3070P3	Linear IC.
U10	19A704883P2	Integrated circuit.
U11	19A116297P7	Linear: Dual Op Amp; sim to MC4558CD.
U12	19A702705P5	Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM.
U13	19A704883P2	Integrated circuit.
U14 and U15	19A702705P3	Digital: 8-Channel Analog Multiplexer; sim to 4051BM.
U16 and U17	19A704883P2	Integrated circuit.
U18	19A704380P302	Digital: CMOS Dual Data Flip-Flop; sim to 74HC74.
U19	19A149895P1	Integrated circuit.
U20	19A116180P575	Digital: Hex Open Collector Inverter: sim to 7406.
U21	19A703995P3	Digital: CMOS HEX inverter.
U22	344A3039P201	Integrated circuit.
U24	19A705980P101	Integrated circuit.
U25	19A703471P116	Digital: Octal Tri-State Transceiver; sim to 74HC541.
U26	19A116180P575	Digital: Hex Open Collector Inverter: sim to 7406.
U27	19A705979P101	Digital, CMOS.
U28	19A704380P302	Digital: CMOS Dual Data Flip-Flop; sim to 74HC74.
U29	19A149466P301	Integrated circuit.
U30	19A704883P2	Integrated circuit.
U31	19A704348P4	Integrated circuit.
U32 and U33	19A702705P3	Digital: 8-Channel Analog Multiplexer; sim to 4051BM.

SYMBOL	PART NO.	DESCRIPTION
		- - - - - - - - INTEGRATED CIRCUITS CONT. - - - - - - -
U34	19A705991P101	Integrated circuit.
U35 and U36	344A3041P201	Digital potentiometer.
U37	19A704883P2	Integrated circuit.
U40	19A116180P575	Digital: Hex Open Collector Inverter; sim to 7406.
U41	19A700176P101	Digital: Hex Inverting Buffer/Converter; sim to 4049UBD.
		- - - - - - - - - - SOCKETS - - - - - - - - - -
XU4	19A705840P2	Socket: sim to Amp 643646-3.
		- - - - - - - - - - CRYSTALS - - - - - - - - -
Y1	19A702511G37	Crystal unit.
		DIGITAL SIGNAL PROCESSOR 19D902667G1
		- - - - - - - - - - CAPACITORS - - - - - - - - -
C1 thru C15	19A702052P26	Ceramic: 0.1 µF ±10%, 50 VDCW.
C16 and C17	19A702061P29	Ceramic: 22 pF ±5%, 50 VDCW, temp coef 0 30 PPM.
C18 thru C22	19A705205P6	Tantalum: 10 µF, 16 VDCW; sim to Sprague 293D.
C24	19A702052P107	Ceramic: 2200 pF ±5%, 50 VDCW.
C25	19A702061P53	Ceramic: 68 pF ±5%, 50 VDCW, temp coef 0 30 PPM.
C26	19A702052P120	Ceramic: 0.033 µF ±5%, 50 VDCW.
C27 and C28	19A705205P19	Tantalum: 2.2 µF 20%, 10 VDCW.
C29	19A702052P134	Ceramic: 0.1µF, 25 VDCW.
C30	19A702052P112	Ceramic: 6800 pF ±5%, 50 VDCW.
C31	19A702052P105	Ceramic: 1000 pF ±5%, 50 VDCW.
C32	19A702052P142	Ceramic: 0.082 µF, 16 VDCW.
C33 and C34	19A702052P112	Ceramic: 6800 pF ±5%, 50 VDCW.
C35	19A702052P105	Ceramic: 1000 pF ±5%, 50 VDCW.
		- - - - - - - - - - DIODES - - - - - - - - - -
D1	19A700053P2	Silicon: 2 Diodes in Series; sim to BAV99.
		- - - - - - - - - - PLUGS - - - - - - - - - - -
P2 and P3	19A704779P14	Connector, 15 pin.
		- - - - - - - - - - RESISTORS - - - - - - - - - -
R2	19B800607P1	Metal film: Jumper.
R4	19B800607P1	Metal film: Jumper.
R5 and R6	19B800607P683	Metal film: 68K ohms ±5%, 1/8 w.
R7	19B800607P1	Metal film: Jumper.
R10	19B800607P682	Metal film: 6.8K ohms ±5%, 1/8 w.
R11	19B800607P104	Metal film: 100K ohms ±5%, 1/8 w.
R12 and R13	19B800607P472	Metal film: 4.7K ohms ±5%, 1/8 w.
R14 thru R17	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R18	19B800607P201	Metal film: 200 ohms ±5%, 1/8 w.
R20	19B800607P392	Metal film: 3.9K ohms ±5%, 1/8 w.
R21	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.

SYMBOL	PART NO.	DESCRIPTION
R23 thru R27	19B800607P103	Metal film: 10K ohms ±5%, 1/8 w.
R28 and R29	19B800607P102	Metal film: 1K ohms ±5%, 1/8 w.
R30	19A702931P418	Metal film: 150K ohms ±1%, 200 VDCW, 1/8 w.
R31	19A702931P318	Metal film: 15K ohms ±1%, 200 VDCW, 1/8 w.
R32	19A702931P209	Metal film: 1210 ohms ±1%, 200 VDCW, 1/8 w.
R33	19A702931P369	Metal film: 51.1K ohms ±1%, 200 VDCW, 1/8 w.
R34	19A702931P331	Metal film: 20.5K ohms ±1%, 200 VDCW, 1/8 w.
R35	19A702931P201	Metal film: 1000 ohms ±1%, 200 VDCW, 1/8 w.
R36	19A702931P317	Metal film: 14.7K ohms ±1%, 200 VDCW, 1/8 w.
R37	19A702931P331	Metal film: 20.5K ohms ±1%, 200 VDCW, 1/8 w.
R38	19A702931P377	Metal film: 61.9K ohms ±1%, 200 VDCW, 1/8 w.
R39	19A702931P307	Metal film: 11.5K ohms ±1%, 200 VDCW, 1/8 w.
R40	19A702931P347	Metal film: 30.1K ohms ±1%, 200 VDCW, 1/8 w.
R41 and R42	19A702931P157	Metal film: 383 ohms ±1%, 200 VDCW, 1/8 w.
R43	19A702931P339	Metal film: 24.9K ohms ±1%, 200 VDCW, 1/8 w.
R44	19A702931P347	Metal film: 30.1K ohms ±1%, 200 VDCW, 1/8 w.
R45	19A702931P307	Metal film: 11.5K ohms ±1%, 200 VDCW, 1/8 w.
R46	19A702931P294	Metal film: 9310 ohms ±1%, 200 VDCW, 1/8 w.
R47	19A702931P265	Metal film: 4640 ohms ±1%, 200 VDCW, 1/8 w.
R48	19A702931P294	Metal film: 9310 ohms ±1%, 200 VDCW, 1/8 w.
R49	19A702931P201	Metal film: 1000 ohms ±1%, 200 VDCW, 1/8 w.
R55	19A702931P301	Metal film: 10K ohms ±1%, 200 VDCW, 1/8 w.
R155	19B800607P1	Metal film: Jumper.
		- - - - - - - - INTEGRATED CIRCUITS - - - - - - -
U1	344A3038P101	Digital Signal Processor.
U2 and U3	19A705603P5	Digital: 8K x 8-Bit Static CMOS RAM; sim to KM6264AL-10
U4 and U5	19A705827P1	Encoder/Decoder: sim to Texas Instruments TCM29C23.
U6	344A3309G5	EPROM kit.
U7	344A3064P203	CMOS Hi-speed octal D type flip-flop with data enable; sim to 74HCT377.
U8	344A3064P201	CMOS Hi-speed 3 to 8 line decoder/demultiplexer; sim to 74HCT138.
U9	344A3064P204	CMOS Hi-speed octal buffer/line driver, 3 state; sim to 74HCT541.
U10	19A702705P5	Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM.
U11	19A704883P2	Quad Operational amplifier; sim to MC3303.
U12	344A3040P201	SRAM, 1K x 8, dual port; sim to 7130.
U13	344A3064P202	CMOS Hi-speed octal transparent latch; sim to 74HCT373.
U15	344A3041P201	Digital potentiometer; sim to DS1267S-10.
U16	344A3070P3	Linear: Operational amplifier; sim to TL074.
U17	19A702705P5	Digital: Triple 2-Channel Analog Multiplexer; sim to 4053BM.
		- - - - - - - - - - SOCKETS - - - - - - - - -
X1	19A702511G30	Crystal, quartz: 8.192 MHz.
		- - - - - - - - - - SOCKETS - - - - - - - - - -
XU1	19B235688P1	Socket, PLCC.
XU6	19A705840P2	Socket: sim to Amp 643646-3.

U1
MICROCOMPUTER
19A705982P101

U3
DECODE/DEMUX
19A703471P120

A [1 16] Vcc
B [2 15] Y0
C [3 14] Y1
G2A [4 13] Y2
G2B [5 12] Y3
G1 [6 11] Y4
Y7 [7 10] Y5
GND [8 9] Y6

BLOCK DIAGRAM

A (1)
B (2)
C (3)
G1 (6)
G2A (4)
G2B (5)

(15) Y0
(14) Y1
(13) Y2
(12) Y3
(11) Y4
(10) Y5
(9) Y6
(7) Y7

U4
EPROM KIT
344A3307G1

27C256

Vpp [1 28] Vcc
A12 [2 27] A14
A7 [3 26] A13
A6 [4 25] A8
A5 [5 24] A9
A4 [6 23] A11
A3 [7 22] $\overline{OE}$
A2 [8 21] A10
A1 [9 20] $\overline{CE}$
A0 [10 19] O7
O0 [11 18] O6
O1 [12 17] O5
O2 [13 16] O4
GND [14 15] O3

PIN NAME

$A_0 - A_{14}$	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
$O_0 - O_7$	OUTPUTS

U2
TRI-STATE LATCH
19A703471P2,102,302

BLOCK DIAGRAM

D0 — 3
D1 — 4
D2 — 7
D3 — 8
D4 — 13
D5 — 14
D6 — 17
D7 — 18

Data Inputs

2 — Q0
5 — Q1
6 — Q2
9 — Q3
12 — Q4
15 — Q5
16 — Q6
19 — Q7

Noninverting Outputs

Latch Enable — 11
Output Enable — 1

Pin 20 = V_{CC}
Pin 10 = GND

PIN ASSIGNMENT

Output Enable [1 20] V_{CC}
Q0 [2 19] Q7
D0 [3 18] D7
D1 [4 17] D6
Q1 [5 16] Q6
Q2 [6 15] Q5
D2 [7 14] D5
D3 [8 13] D4
Q3 [9 12] Q4
GND [10 11] Latch Enable

FUNCTION TABLE

Output Enable	Latch Enable	D	Output
L	H	H	H
L	H	L	L
L	L	X	no change
H	X	X	Z

X = don't care
Z = high impedance

BLOCK DIAGRAM

Vcc
GND
Vpp

DATA OUTPUT
$O_0 - O_7$

$\overline{OE}$
$\overline{CE}$

OE, CE AND PROGRAM LOGIC

OUTPUT BUFFERS

V-GATING

ADDR INPUTS
$A_0 - A_{14}$

Y DECODER

X DECODER

262,144 BIT CELL MATRIX

SYSTEM MODULE

U5
STATIC RAM
19A705981P101

A$_{14}$	1	28	Vcc
A$_{12}$	2	27	$\overline{WE}$
A$_7$	3	26	A$_{13}$
A$_6$	4	25	A$_8$
A$_5$	5	24	A$_9$
A$_4$	6	23	A$_{11}$
A$_3$	7	22	$\overline{OE}$
A$_2$	8	21	A$_{10}$
A$_1$	9	20	$\overline{CS}$
A$_0$	10	19	I/O$_8$
I/O$_1$	11	18	I/O$_7$
I/O$_2$	12	17	I/O$_6$
I/O$_3$	13	16	I/O$_5$
GND	14	15	I/O$_4$

μPD43256A

U6
EEPROM
19A703952P102

NC NC NC VCC $\overline{WE}$ NC

X2816C (TOP VIEW)

NC, NC, $\overline{OE}$, A$_{10}$, $\overline{CE}$, I/O$_7$, I/O$_6$

NC, I/O$_0$

I/O$_1$ I/O$_2$ Vss NC I/O$_3$ I/O$_4$ I/O$_5$

PIN NAMES

A$_0$-A$_{10}$	ADDRESS INPUTS
I/O$_0$-I/O$_7$	DATA INPUTS/OUTPUTS
$\overline{CE}$	CHIP ENABLE
$\overline{OE}$	OUTPUT ENABLE
$\overline{WE}$	WRITE ENABLE
V$_{CC}$	+5V
V$_{SS}$	GROUND
NC	NO CONNECT

U7
DUAL FLIP-FLOP
19A704380P319

$\overline{E}$	1	20	Vcc
Q$_0$	2	19	Q$_7$
D$_0$	3	18	D$_7$
D$_1$	4	17	D$_6$
Q$_1$	5	16	Q$_6$
Q$_2$	6	15	Q$_5$
D$_2$	7	14	D$_5$
D$_3$	8	13	D$_4$
Q$_3$	9	12	Q$_4$
GND	10	11	CP

FUNCTION TABLE

| OPERATING MODES	INPUTS			OUTPUTS
	CP	E	D$_n$	Q$_n$
load "1"	↑	l	h	H
load "0"	↑	l	l	L
hold (do nothing)	↑	h	X	no change
	X	H	X	no change

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
↑ = LOW-to-HIGH CP transition
X = don't care

SYSTEM MODULE

U8/U12
TRIPLE 2-CHAN
ANALOG MUX
19A702705P5

Pin diagram (left):

Left pins		Right pins
IN/OUT$_{1B}$	1	16 V_{DD}
IN/OUT$_{0B}$	2	15 COM IN/OUT$_B$
IN/OUT$_{1C}$	3	14 COM IN/OUT$_A$
COM IN/OUT$_C$	4	13 IN/OUT$_{1A}$
IN/OUT$_{0C}$	5	12 IN/OUT$_{0A}$
$\overline{E}$	6	11 S_A
V_{EE}	7	10 S_B
V_{SS}	8	9 S_C

CONTROL S:
6 — INHIBIT
11 — A
10 — B
9 — C

ONS IN SWITCHES IN/OUT:
12 — X0   X — 14
13 — X1
2 — Y0   Y — 15   COMMONS OUT/IN
1 — Y1
5 — Z0   Z — 4
3 — Z1

TRUTH TABLE

CONTROL INPUTS				ON-SWITCHES		
	SELECT					
INHIBIT	C	B	A			
0	0	0	0	Z0	Y0	X0
0	0	0	1	Z0	Y0	X1
0	0	1	0	Z0	Y1	X0
0	0	1	1	Z0	Y1	X1
0	1	0	0	Z1	Y0	X0
0	1	0	1	Z1	Y0	X1
0	1	1	0	Z1	Y1	X0
0	1	1	1	Z1	Y1	X1
1	x	x	x	NONE		

X = DON'T CARE

BLOCK DIAGRAM

(ONLY 1/3 OF DEVICE SHOWN)

SYSTEM MODULE

U9/U10/U13/U16/U17/U30&U31
QUAD OP AMP
19A701789P1,3&4

Left			Right
OUTPUT A	1	14	OUTPUT D
INPUT A (−)	2	13	INPUT D (−)
INPUT A (+)	3	12	INPUT D (+)
V_{CC}	4	11	V_{EE}/GND
INPUT B (+)	5	10	INPUT C (+)
INPUT B (−)	6	9	INPUT C (−)
OUPUT B	7	8	OUTPUT C

U11
DUAL OP AMP
19A116297P7

Left			Right
OUTPUT 1	1	8	V_{CC}
INPUT 1 (−)	2	7	OUTPUT 2
INPUT 1 (+)	3	6	INPUT 2 (−)
GND	4	5	INPUT 2 (+)

NOTE: SEE NEXT PAGE FOR U14/U15

U18/U28
19A704380P2&302

Top pins: 7 6 5 4 3 2 1
Bottom pins: 8 9 10 11 12 13 14

Top: V_{CC} CLR2 D2 CLK2 PR2 Q2 $\overline{Q}2$
(14 13 12 11 10 9 8)

Bottom: CLR1 D1 CLK1 PR1 Q1 $\overline{Q}1$ GND
(1 2 3 4 5 6 7)

Inputs				Outputs	
PR	CLR	CLK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q0	$\overline{Q}$0

Note: Q0 = the level of Q before the indicated input conditions were established.

*This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

U14/U15
8-CHANNEL ANALOG
MUX/DEMUX
19A702705P2

IN/OUT 4 — 1 | 16 — VDD
IN/OUT 6 — 2 | 15 — IN/OUT 2
COM IN/OUT — 3 | 14 — IN/OUT 1
IN/OUT 7 — 4 | 13 — IN/OUT 0
IN/OUT 5 — 5 | 12 — IN/OUT 3
$\overline{E}$ — 6 | 11 — A 0
VEE — 7 | 10 — A 1
VSS — 8 | 9 — A 2

CONTROLS {
6 — INHIBIT
11 — A
10 — B
9 — C
}

SWITCHES IN/OUT {
13 — X0
14 — X1
15 — X2
12 — X3
1 — X4
5 — X5
2 — X6
4 — X7
}

X — COMMON OUT/IN

BLOCK DIAGRAM

Yn

V_{DD} V_{DD}

V_{EE}

Zn

(ONLY 1/8 OF DEVICE SHOWN)

TRUTH TABLE

CONTROL INPUTS				ON-SWITCHES
INHIBIT	SELECT			
	C	B	A	
0	0	0	0	X0
0	0	0	1	X1
0	0	1	0	X2
0	0	1	1	X3
0	1	0	0	X4
0	1	0	1	X5
0	1	1	0	X6
0	1	1	1	X7
1	x	x	x	None

X = DON'T CARE

U20/U26/U40
HEX BUFFER INVERTER
19A116180P575

U21
HEX INVERTER
19A703483P4&104

U24
DIFFERENTAL BUS TRANSCEIVER
19A705980P101

R — 1 | 8 — VCC
$\overline{RE}$ — 2 | 7 — B
DE — 3 | 6 — A
D — 4 | 5 — GND

FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUTPUTS	
D	DE	A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

FUNCTION TABLE (RECEIVER)

| DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A − B	$\overline{RE}$	R
$V_{ID} > 0.2\,V$	L	H
$-0.2\,V < V_{ID} < 0.2\,V$	L	?
$V_{ID} < -0.2\,V$	L	L
X	H	Z

H = high level, L = low level, ? = indeterminate.
X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)

DE (3)
D (4)
$\overline{RE}$ (2)
R (1)
(6) A
(7) B
BUS

SYSTEM MODULE

U25
OCTAL 3-STATE NONINVERTING
BUFFER/LINE DRIVER/LINE RECEIVER
19A703471P116

LOGIC DIAGRAM

DATA INPUTS — NONINVERTING OUTPUTS

OUTPUT ENABLES { OE1, OE2 }

PIN 20 = Vcc
PIN 10 = GND

PIN ASSIGNMENT

OE1	1	20	Vcc
A1	2	19	OE2
A2	3	18	Y1
A3	4	17	Y2
A4	5	16	Y3
A5	6	15	Y4
A6	7	14	Y5
A7	8	13	Y6
A8	9	12	Y7
GND	10	11	Y8

FUNCTION TABLE

Inputs			Output
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Z = high impedance
X = don't care

U27
DIGITAL A/D
19A705979P101

REF+ (1)
REF- (3)
ANALOG INPUT (2) — SAMPLE AND HOLD — 8-BIT ANALOG-TO-DIGITAL CONVERTER (SWITCHED-CAPACITORS) — OUTPUT DATA REGISTER — 8-TO-1 DATA SELECTOR AND DRIVER — (6) DATA OUTPUT

INTERNAL SYSTEM CLOCK

CS (5)
I/O CLOCK (7) — CONTROL LOGIC AND OUTPUT COUNTER

U29
PROGRAMMABLE INTERVAL TIMER
19A149466P301

82C54

OUT0 GATE0 GND NC OUT1 GATE1 CLK1

DATA BUS BUFFER — COUNTER 0 — CLK 0 / GATE 0 / OUT 0

READ/WRITE LOGIC — COUNTER 1 — CLK 1 / GATE 1 / OUT 1

CONTROL WORD REGISTER — COUNTER 2 — CLK 2 / GATE 2 / OUT 2

SYSTEM MODULE

U34
PROGRAMMABLE PERIPHERAL INTERFACE
19A705991P101

BLOCK DIAGRAM

U35,U36
DIGITAL POT
### 344A3041P201

PIN NAMES

L0, L1 – LOWER END OF RESISTOR
H0, H1 – HIGHER END OF RESISTOR
W0, W1 – WIPER END OF RESISTOR
V_B – SUBSTRATE BIAS
S_{OUT} – WIPER FOR STACKED CONFIGURATION
$\overline{RST}$ – SERIAL PORT RESET INPUT
DQ – SERIAL PORT DATA INPUT/OUTPUT
CLK – SERIAL PORT CLOCK INPUT
C_{OUT} – CASCADE SERIAL PORT OUTPUT
V_{CC} – +5 VOLT INPUT
**GND** – GROUND
NC – NO CONNECTION

BLOCK DIAGRAM

HEX BUFFER/CONVERTER
19A700176P1&101

SYSTEM MODULE

IC DATA

U1
MICROCOMPUTER
344A038P1

PIN NUMBER	PIN NAME	PIN NUMBER	PIN NAME
B1	GND	K11	WR
B2	D19	K10	RD
C1	D20	J11	DT0
C2	D21	J10	TFS0
D1	D22	H11	RFS0
D2	D23	H10	GND
E1	V_DD	G11	DR0
E2	MMAP	G10	SCLK0
F1	BR	F11	DT1
F2	IRQ2	F10	TFS1
G1	RESET	E11	RFS1
G2	A0	E10	DR1
H1	A1	D11	SCLK1
H2	A2	D10	V_DD
J1	A3	C11	D0
J2	A4	C10	D1
K1	V_DD	B11	D2
L2	A5	A10	D3
K2	A6	B10	D4
L3	GND	A9	D5
K3	A7	B9	D6
L4	A8	A8	D7
K4	A9	B8	D8
L5	A10	A7	D9
K5	A11	B7	D10
L6	A12	A6	D11
K6	A13	B6	GND
L7	PMS	A5	D12
K7	DMS	B5	D13
L8	BMS	A4	D14
K8	BG	B4	D15
L9	XTAL	A3	D16
K9	CLKIN	B3	D17
L10	CLKOUT	A2	D18
C3	Index		

BLOCK DIAGRAM

DSP BOARD

U2/U3
8Kx8 CMOS
STATIC RAM
19A705603P5

PIN ARRANGEMENT

TRUTH TABLE

WE	CS_1	CS_2	OE	MODE	I/O PIN
X	H	X	X	NOT SELECTED (POWER DOWN)	HIGH Z
X	X	L	X		HIGH Z
H	L	H	H	OUTPUT DISABLED	HIGH Z
H	L	H	L	READ	DOUT
L	L	H	H	WRITE	D IN
L	L	H	L		D IN

X = DON'T CARE

BLOCK DIAGRAM

U4/U5
CODEC
19A705827P1

```
        VBB  [ 1  �

⌐ 20 ]  VCC
     PWRO +  [ 2       19 ]  GSX
     PWRO -  [ 3       18 ]  ANLG IN -
        GSR  [ 4       17 ]  ANLG IN +
        PDN  [ 5       16 ]  ANLG GND
     CLKSEL  [ 6       15 ]  ASEL
       DCLKR [ 7       14 ]  TSX/DCLKX
      PCM IN [ 8       13 ]  PCM OUT
    FSR/TSRE [ 9       12 ]  FSX/TSXE
    DGTL GND [ 10      11 ]  CLKR/CLKX
```

U6
EPROM
19A704305P1-5

27C256

```
     Vpp  [ 1       28 ]  Vcc
     A12  [ 2       27 ]  A14
      A7  [ 3       26 ]  A13
      A6  [ 4       25 ]  A8
      A5  [ 5       24 ]  A9
      A4  [ 6       23 ]  A11
      A3  [ 7       22 ]  OE
      A2  [ 8       21 ]  A10
      A1  [ 9       20 ]  CE
      A0  [ 10      19 ]  O7
      O0  [ 11      18 ]  O6
      O1  [ 12      17 ]  O5
      O2  [ 13      16 ]  O4
     GND  [ 14      15 ]  O3
```

PIN NAME

A0 - A14	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
O0 - O7	OUTPUTS

DSP BOARD

U7,U8,U9
OCTAL D-TYPE FLIPFLOP
344A3064P203

TRUTH TABLE

| OPERATING MODE	INPUTS			OUTPUTS
	CP	E	Dn	Qn
Load "1"	⌐	l	h	H
Load "0"	⌐	l	l	L
Hold (do nothing)	⌐	h	X	no change
	X	H	X	no change

H = HIGH voltage level steady state
h = HIGH voltage level one setup time prior to the LOW-
     to-HIGH clock transition.
L = LOW voltage level steady state
l = LOW voltage level one setup time prior to the LOW-
     to-HIGH clock transition.
X = Don't care.
⌐ = LOW-to-HIGH clock transition.

BLOCK DIAGRAM

**DSP BOARD**

U10
TRIPLE 2-CHAN
ANALOG MUX
19A702705P5

TRUTH TABLE

CONTROL INPUTS				ON-SWITCHES		
INHIBIT	SELECT					
	C	B	A			
0	0	0	0	Z0	Y0	X0
0	0	0	1	Z0	Y0	X1
0	0	1	0	Z0	Y1	X0
0	0	1	1	Z0	Y1	X1
0	1	0	0	Z1	Y0	X0
0	1	0	1	Z1	Y0	X1
0	1	1	0	Z1	Y1	X0
0	1	1	1	Z1	Y1	X1
1	x	x	x	NONE		

X = DON'T CARE

BLOCK DIAGRAM

(ONLY 1/3 OF DEVICE SHOWN)

U11
QUAD OP-AMP
19A704883P2

14   9

1   8

PIN CONNECTIONS

OUT 1 — 1
INPUTS 1 — 2, 3
V_{CC} — 4
INPUTS 2 — 5, 6
OUT 2 — 7

OUT 4 — 14
INPUTS 4 — 13, 12
V_{EE} GND — 11
INPUTS 3 — 10, 9
OUT 3 — 8

V_{CC} — 4 V_{EE} GND — 11

(TOP VIEW)

U12
1Kx8 DUAL PORT
SRAM
344A3040P201

INDEX

A_{4L}, A_{3L}, A_{2L}, A_{1L}, A_{0L}, A_{7L}, A_{6L}

I/O_{0L}, I/O_{1L}, I/O_{2L}

J52-1
L52-1

A_{8R}, A_{9R}

N/C
I/O_{7R}

52-PIN LCC/PLCC
TOP VIEW

BLOCK DIAGRAM

$R/\overline{W}_L$, $\overline{CE}_L$, $\overline{OE}_L$
A_{0L}, A_{7L}
I/O_{0L}, I/O_{7L}
$\overline{BUSY}_L$ (1)
A_{8L}, A_{0L}
$\overline{INT}_L$ (2)

COL SEL, COLUMN I/O, COLUMN I/O, COL SEL
ROW SELECT, MEMORY ARRAY, ROW SELECT
A_{8R}, A_{0R}
ARBITRATION INTERRUPT LOGIC
$\overline{CE}_L$, $R/\overline{W}_L$

$R/\overline{W}_R$, $\overline{CE}_R$, $\overline{OE}_R$
A_{0R}, A_{7R}
I/O_{0R}, I/O_{7R}
$\overline{BUSY}_R$ (1)
A_{8R}, A_{0R}
$\overline{INT}_R$ (2)
$\overline{CE}_R$, $R/\overline{W}_R$

NOTES:
1. IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor.
   IDT7140 (SLAVE): BUSY is input.
2. Open drain output requires pullup resistor.

U13
OCTAL LATCH
344A3064P202

$\overline{OE}$ — 1   20 — V_{CC}
Q0 — 2   19 — Q7
D0 — 3   18 — D7
D1 — 4   17 — D6
Q1 — 5   16 — Q6
Q2 — 6   15 — Q5
D2 — 7   14 — D5
D3 — 8   13 — D4
Q3 — 9   12 — Q4
GND — 10   11 — $\overline{LE}$

TRUTH TABLE

Output Enable	Latch Enable	Data	Output
L	H	H	H
L	H	L	L
L	L	l	L
L	L	h	H
H	X	X	Z

Note:
L = Low voltage level
H = High voltage level
l = Low voltage level one set-up time prior to the high to low latch enable transition
h = High voltage level one set-up time prior to the high to low latch enable transition

X = Don't Care
Z = High Impedance State

BLOCK DIAGRAM

Common Controls   LE $\overline{LE}$

$\overline{LE}$

$\overline{OE}$

DSP BOARD