# MAINTENANCE MANUAL FOR UHF RECEIVER SYNTHESIZER MODULE 19D902781G3, G7, G8, G10, G12

### **TABLE OF CONTENTS** Page GENERAL SPECIFICATIONS CIRCUIT ANALYSIS VOLTAGE CONTROLLED OSCILLATOR ..... 2 FREQUENCY DOUBLER RF AMPLIFIERS DIGITAL CONTROL 2 3 3 TROUBLESHOOTING - 1 PARTS LIST IC DATA 8 11

# DESCRIPTION

The Receiver Synthesizer Module, 19D902781G3, G7, G8, G10 or G12 provides the local oscillator signal (LO) to the Receiver Front End Module of the MASTR III base station. The module also provides the reference oscillator signal to the transmitter synthesizer.

Figure 1 is a block diagram of the Receiver Synthesizer Module. The synthesizer is connected in a phase-locked loop (PLL) configuration. The synthesizer<sup>o</sup>s output is generated by the VCO, Q1, and multiplier Q16. It<sup>o</sup>s then buffered by the Monolithic Microwave Integrated Circuit (MMIC) U2.

The logic signals from the controller (U10, U12, and U13) control the synthesizer frequency. Frequency stability

is maintained by using either the internal reference oscillator Y1 or applying an external high precision reference signal to the EXT Reference Oscillator Port J4. The internal reference oscillator, Y1, is a temperature controlled crystal oscillator (TCXO) operating at 12.8 MHz. The oscillator has a stability of  $\pm 1.0$  ppm over the temperature range of  $-30^{\circ}$ C to  $+75^{\circ}$ C.

The multiplier output is sampled by the resistive splitter and conditioned by buffer amplifier U3. It is then fed to the divide by 128/129 dual modulus prescaler U5. The divided output from the prescaler is connected to the  $F_{in}$  input of the PLL U6. Within the PLL the divided multiplier input signal  $F_{in}$  is divided again. The PLL also divides down the 12.8 MHz reference signal. Three inputs from the controller; ENABLE, CLOCK, and serial DATA program the PLL divider circuits.

> Ericsson Inc. Private Radio Systems Mountain View Road Lynchburg, Virginia 24502 1-800-528-7711 (Outside USA, 804-528-7711)




Printed in U.S.A.

The divided reference signal and the divided multiplier signal are compared in the PLL phase detector. When the reference and multiplier signals are identical the PLL phase detector generates a constant DC output voltage. This voltage is buffered by U8 and filtered by the loop filter circuit. It is then applied to Q1 setting the VCO on frequency. If the compared frequencies (phases) differ, an error voltage is generated which adjusts the VCO frequency. During this out-of-lock condition, the PLL also sends a Lock Detect (LD) signal to the controller and lights the FAULT LED on the front panel of the module.

### Table 1 - General Specifications

ITEM	SPECIFICATION		
FREQUENCY TUNING Mechanical	INJECTION FREQ         FREQ. BAND           424.4 MHz-451.4 MHz (G3)         450-470 MHz           446.4 MHz-472.6 MHz (G7)         425-450 MHz, 470-495 MHz           401.4 MHz-421.4 MHz (G8)         380-400 MHz           470.6 MHz-490.6 MHz (G10)         492-512 MHz           391.4 MHz-421.4 MHz (G12)         370-390 MHz		
Electrical Full Specifications Degraded Specifications	2 MHz 3 MHz		
Channel Spacing	6.25 kHz		
FREQUENCY STABILITY	±1.5 ppm		
LO POWER OUTPUT	2.0 dBm ±2 dBm		
LO NOMINAL IMPEDANCE	50 ohms		
PHASE NOISE @ 25 kHz Offset	>-137 dBc/Hz		
HUM AND NOISE Companion Receiver	-55 dB		
HARMONICS @ LO PORT	<-30 dBc		
SWITCHING SPEED	<50 ms		
CURRENT DRAIN +13.8V +12V	<200 mA <50 mA		
REFERENCE OSCILLATOR Frequency Output Power Output Impedance	12.8 MHz ±1.5 dBm 1 dBm ±2 dBm 50 ohms		
EXT. REFERENCE OSCILLATOR Frequency Power Impedance	5.00 MHz to 17.925 MHz (must be integer divisible by the channel spacing) +10 dBm ±3 dBm into 50 ohms 50 0hms		



Copyright© June 1992 Ericsson GE Mobile Communications Inc.

# **CIRCUIT ANALYSIS**

The Receiver Synthesizer Module consists of the following circuits:

- Voltage Controlled Oscillator
- Multiplier (Frequency Doubler)
- Buffer Amplifiers
- Reference Oscillator and Buffer
- Prescaler and Synthesizer
- Loop Filter
- Digital Control
- Voltage Regulators

### **VOLTAGE CONTROLLED OSCILLATOR**

The free running Voltage Controlled Oscillator (VCO) is composed of a grounded-gate JFET (Q1) and associated circuitry. Inductor L10 and associated capacitors form the resonant tank circuit. The circuit's use of high-O components minimizes phase noise.

Frequency tuning of the VCO is done by changing the DC output voltage level from the loop filter U14. The Loop Filter Out signal from U14 is routed through L4 and R3 and applied to the two varicap diodes D4 and D5. The voltage level applied determines the diodes' capacitance and sets the resonant frequency of the oscillator. If the VCO drifts or the frequency is changed, the DC voltage level changes causing the VCO's resonant frequency to change. The output of the oscillator is then applied to a buffer amplifier. Course adjustment of frequency is done by adjusting trimmer capacitor C52 while applying a calibration voltage to the V\_TUNE line connected to U14.4 pin 11.

### **FREQUENCY DOUBLER**

Transistors Q14 and Q15 form a buffer stage to drive transistor multiplier Q16. They isolate VCO Q1 from loading effects which would degrade oscillator loaded Q and hence noise performance. Transistor multiplier O16 is tuned to pass the second harmonic of the VCO output and hence serves as a frequency doubler. Tank elements L1, C97-C99 and L12 form a resonant circuit and matching network to drive the resistive splitter (R13, R17, R18, R96, R97, R99, R100).

### **RF AMPLIFIERS**

The RF chain begins with a resistive splitter (R13, R17, R18, R96, R97, R99 and R100). The output of the splitter at R99 is attenuated by 7.5 dB and provides impedance matching to Helical Filter FL1 which is tuned to pass the LO Frequency while rejecting harmonics by about 40 dB. The output of FL1 is fed thru resistive pad R12, R14 and R15 to MMIC Amp U2 which operates in compression. Output Amp U2 is followed by a bandpass filter (L13-L15, C86, C87 and C101) and resistive attenuator (R30, R101 and R102). The final output at the front panel BNC connector J2 is nominally 1.5 dBm and drives the Receiver Front End LO input.

The other output at the resistive splitter at R100 is attenuated by 20 dB and drives buffer amp U3 into compression. U3 drives the synthesizer prescaler, providing a feedback signal for the synthesizer phase locked loop.

# **REFERENCE OSCILLATOR AND BUFFER**

The reference oscillator section provides a reference signal to the PLL section. The circuit design allows using either an external or internal oscillator.

When using an external oscillator, the internal oscillator is disabled by placing a logic low on the INT OSC line from the T/R Shelf Interface Board. A high precision external oscillator may then be connected to the module through the external reference oscillator connector J4, EXT REF IN. J4 has a 50 ohm input impedance and is coupled to the base of Q12. Buffer Q12 conditions the signal and applies it to the synthesizer U6 via coupling capacitor C10.

The internal reference oscillator, Y1, provides a 12.8 MHz signal with a stability of  $\pm 1.0$  ppm. It is enabled by applying a logic high signal on the INT OSC line. This signal turns on Q2, allowing it to conduct and apply +5 volts to pin 1 of the oscillator Y1. The 12.8 MHz output signal (Y1 pin 2) is then sent to the synthesizer via coupling capacitor C9.

The reference oscillator signal, either external or internal, is also routed to Q13 via coupling capacitor C54. The output taken from the emitter of Q13 is applied through C11 to the input of Buffer Amplifier U4. The buffered signal is coupled through C12 to a low pass filter network (C32,C33,C34, and L7) and a resistive pad (R27, R28, and R31) for isolation. The output from the resistive pad is then connected to J3, REF OUT, making the reference oscillator signal available for external use.

# PRESCALER AND SYNTHESIZER IC

The integrated circuit U6 is the heart of the synthesizer. It contains the necessary frequency dividers and control circuitry to synthesize output frequencies by the technique of dual modulus prescaling. U6 also contains an analog sample and hold phase detector and a lock detector circuit.

Within U6 are three programmable dividers which are serially loaded using the CLOCK, DATA, and ENABLE inputs (pins 11, 12, and 13 respectively). A serial data stream (DATA) on pin 12 is shifted into the internal shift registers by low to high transitions on the clock input (CLOCK) at pin 11. A logic high (ENABLE) on pin 13 then transfers the program information from the shift registers to the divider latches. The serial data determines the VCO frequency by setting the internal R, A, and N dividers.

The 12.8 MHz reference oscillator signal OSCIN is internally routed to the "R" divider. The "R" divider divides down the 12.8 MHz reference signal to a lower frequency, Fr, as directed by the input data and applies the signal to the internal analog phase and lock detectors.

The "A" and "N" dividers process the loop feedback signal from the multiplier (by way of the dual modulus prescaler U5). The output of the "N" divider, F<sub>v</sub>, is a divided down version of the multiplier output frequency. This signal is also applied to the internal phase detector. The ramp and hold constants are determined by C26, R37, C31, and R36.

The analog phase detector output voltage (PD OUT) is proportional to the phase difference between  $F_v$  and  $F_r$ . This output serves as the loop error signal. When operating on the correct frequency, the inputs to the phase detector are identical and the output voltage of the analog phase detector is constant. If the compared frequencies (phases) differ, the analog phase detector increases or decreases the DC output voltage (PD OUT). This error signal voltage tunes the VCO to whatever frequency is required to keep  $F_v$  and  $F_r$  locked (in phase).

The lock detector furnishes the Fault circuit in U13 with the lock detect (LD) signal. When  $F_v$  and  $F_r$  are in phase, the lock detector output sends a logic high on the LD line to the fault circuit U13. If the VCO is not locked onto the correct frequency, the resulting out-of-phase condition causes the output from the lock detector to be a logic low.

# LOOP FILTER

The error signal, ANOUT, is applied to the loop filter at U8.2 pin 5 and U8.1 pin 3. U8.2 acts as a buffer amplifier with gain. The output signal from the amplifier is applied to a loop filter consisting of R42, R43, R44, C35 and C36 via the bilateral switch U14. The filter removes noise and sampling frequencies from the error voltage. The switch, U14, selects the proper filter configuration for operation in the narrow band, wide band or tuning mode. The control signals (OPEN LOOP, ENABLE NOT, and TUNE CTRL) for U14 are derived from the digital control circuits U10, U12, and U13. U8.1 provides a buffered output for testing at the DIN connector on the rear of the module.

- Level Shifters
- Fault Circuit

The Digital Control Circuits U10, U12, & U13 serve as an interface between the controller and the synthesizer IC.

As an address decoder, U10 enables the input gates when the A0, A1, and A2 input lines (pins 4, 3, and 2) receive the correct address code from the controller. For the Receiver synthesizer the enable address is 010 on A0, A1, and A2 respectively. After receiving the proper logic code, the input gate U12 is enabled. This allows the ENABLE, CLOCK, and serial DATA information to pass on to the synthesizer via the level shifters.

synthesizer.

The Fault circuit, U13, monitors the lock detect signal from the PLL synthesizer. Under normal (locked) condition, the PLL sends a logic high signal to U13. U13 processes the signal and provides a logic high output which saturates O6. Saturating O6 turns off the FAULT LED (CR1). U13 also sends a logic high signal, FLAG 2, (U13.3 pin 8) to the controller indicating the VCO's frequency is correct.

## **DIGITAL CONTROL**

Logic control circuits (other than those inside the synthesizer IC - U6) consist of the following:

• Digital Control Circuit (U10, U12, & U13)

The Level Shifters O3, O4, and O5 convert the five (5) volt logic level to the eight (8) volt logic level required by the When the VCO is not on the correct frequency, the synthesizer sends a logic low signal to U13. This causes U13 to cutoff Q6 which turns on the FAULT LED (CR1). U13 also sends a logic low signal to the controller, on the FLAG 2 line, indicating the VCO's frequency is incorrect.

# **VOLTAGE REGULATORS**

Voltage regulators U15 and U16 reduce the +13.8 VF line to +5 Vdc and +8 Vdc respectively. The output from U15  $(+5V\_SYN)$  is used by both the synthesizer and logic circuitry while the 8 Vdc output from U16 is used for the op-amps, level shifters, and the discrete +8V OSC regulator circuit.

The discrete +8V OSC regulator circuit is a linear regulator consisting of U9A, Q7, Q8, and associated circuitry. The error amplifier U9A controls Q7 and pass element Q8. The +8V OSC is used as the power source for the VCO circuit, where additional filtering is provided to keep noise to a minimum

# MAINTENANCE

### **RECOMMENDED TEST EQUIPMENT**

The following test equipment is required to test the Synthesizer Module:

- 1. Modulation Analyzer; HP 8901A, or equivalent
- 2. Power Supply; 12.0 Vdc @ 500 mA
- 3. Frequency Counter; 10 MHz 250 MHz
- 4. Power Meter; -20 dBm to +10 dBm
- 5. Spectrum Analyzer, 0 1 GHz

### SERVICE NOTES

The following service information applies when aligning, testing, or troubleshooting the RX Synthesizer:

- Logic Levels:
   Logic 1 = high = 4.5 to 5.5 Vdc
   Logic 0 = Low = 0 to 0.5 Vdc
- Receiver Synthesizer Address = A0 A1 A2 = 010
- Synthesizer data input stream is as follows: 14-bit "R" divider most significant bit (MSB) = R13 through "R" divider least significant (LSB) = R0

10-bit "N" divider MSB = N9 through "N" divider LSB = N0

7-bit "A" divider MSB = A6 through "A" divider LSB = A0

Single high Control bit (last bit)

Latched When Control Bit = 1

### DATA ENTRY FORMAT

# Latched When



- Synthesizer lock is indicted by the extinguishing of the front panel LED indicator and a logic high on the fault FLAG 2 line (J1 pin 12C).
- Always verify synthesizer lock after each new data loading.

# **TEST AND ALIGNMENT**

### **INITIALIZATION**

Apply +12 Vdc to the test fixture.

### **Current Consumption**

Measure the current through pins 15A, 15B, 15C, 16A, 16B, AND 16C.

Verify the current is less than 250 mA. Total current is the +13.8 VF current and +12 Vdc current combined.

### **Reference Oscillator**

Adjust Y1 for an output frequency of 12.8 MHz  $\pm$ 2 Hz. Measure the output power of the reference oscillator output (J3).

Verify the output power is 1 dBm  $\pm 2$  dBm.

## **Oscillator Alignment**

Ground the ENABLE TEST line (pin 22A). Apply +4 Vdc to the V\_TUNE line (pin 26A). Measure the frequency of the free running multiplied oscillator at the LO OUT port (J2).

# LBI-38672J

Adjust the trimmer capacitor C52 for 445 MHz (G3), 470 MHz (G7), 420 MHz (G8), 490 MHz (G10), 420 MHz (G12) or desired injection frequency  $\pm 100$  kHz.

### Synthesizer Loading

Unground the ENABLE TEST line (pin 22A). Load the synthesizer IC for 445 MHz (G3) or 470 MHz (G7) or 420 MHz (G8), 490 MHz (G10), 420 MHz (G12) or desired injection frequency.

Verify the lock indicator (CR1) is off or the FLAG 2 line is high.

### Hum and Noise

Initialize the HP 8901A for 300 Hz - 3 kHz, 750  $\mu sec$  de-emphasis, average FM deviation, and 0.44 dB reference for the deviation.

Verify the hum and noise (J2) is less than -55 dB.

### **Output Power and Harmonic Content**

Adjust both slugs on FL1 for maximum output level measured at J2.

Verify the output power (J2) at the fundamental frequency is:

 $2 \text{ dBm} \pm 2 \text{ dB}$ 


Verify the harmonic content is less than -30 dBc.

TROUBLESHOOTING CHART
-----------------------

AREAS TO CHECK	INDICATIONS
1. Check for: +8 Vdc at U16-3, +5 Vdc at U15-3 +8 Vdc at Q8-C.	Bad Regulation circuitry. Troubleshooting using standard procedures.
<ul> <li>2. Check for 12.8 MHz reference at U6-2 and U6-3. Typical Levels: 500 mVpp @U6-2 2.5 Vpp @U6-3.</li> </ul>	Reference Osc. Module defective or supply not present or low. Proceed to reference oscillator section II.
<ol> <li>Check for LO output @J2. FLO±5 MHz, 0 dBm nominal</li> </ol>	LO tuning incorrect, or buffer amplifier bad. Proceed to LO tuning and power section III.
<ol> <li>Check Prescaler output @U5-4. Typically: 2-4 MHz square wave @1.25 Vpp.</li> </ol>	If LO power is good, check for 3.2 Vdc @U2-3. Replace U2, then U5 if necessary.
5. Check for CLOCK, DATA, and ENABLE signals at U6 pins 11, 12 and 13 respectively. (0, 8V logic levels)	Bad digital control circuitry. Troubleshoot using standard procedures. Ensure all programming signals are present at J1. (CLOCK, DATA, ENABLE, A0, A1 and A2).
<ol> <li>Check Ramp Signal @U6-15. It should be 6.25 kHz nominal.</li> </ol>	If reference oscillator and programming signals are present for proper programming information. Last resort - replace Synthesizer IC U6.
1. Check for 4.3 Vdc supply at junction of R5 and C41.	Bad supply switch Q2 or wrong Control Signal Internal Osc. Troubleshooting using standard procedures. Replace Y1 as last resort.
<ol> <li>Check 12.8 MHz signal @Q13-E. Should be approx. 350 mVpp.</li> </ol>	Bad buffer amplifier Q13. Troubleshoot using standard procedures.
1. Check tuning with 6 Vdc applied using test procedure. FLO ±5 MHz.	LO tuning incorrect. Retune following test procedure.
<ol> <li>Check DC bias at Buffer Amplifiers U1, U2, &amp; U3 pin 3 Typ. 3.2 Vdc.</li> </ol>	Bad Buffer Amplifier. Replace bad part.
<ol> <li>Check DC bias at Q1 drain. (Typ. +8Vdc).</li> <li>Check DC bias at Q1 source. (Typ. +0.9 Vdc).</li> </ol>	Replace Q1.
	<ol> <li>Check for: +8 Vdc at U16-3, +5 Vdc at U15-3 +8 Vdc at Q8-C.</li> <li>Check for 12.8 MHz reference at U6-2 and U6-3. Typical Levels: 500 mVpp @U6-2 2.5 Vpp @U6-3.</li> <li>Check for LO output @J2. FLO ±5 MHz, 0 dBm nominal</li> <li>Check Prescaler output @U5-4. Typically: 2-4 MHz square wave @1.25 Vpp.</li> <li>Check for CLOCK, DATA, and ENABLE signals at U6 pins 11, 12 and 13 respectively. (0, 8V logic levels)</li> <li>Check for 4.3 Vdc supply at junction of R5 and C41.</li> <li>Check tuning with 6 Vdc applied using test procedure. FLO ±5 MHz.</li> <li>Check DC bias at Q1 drain. (Typ. +8Vdc).</li> <li>Check DC bias at Q1 source.</li> </ol>

# OUTLINE DIAGRAM

**COMPONENT SIDE** 



(B) 2

(E) 1 C

(19D902664, Sh. 2, Rev. 4) (19D902665, Layer 1, Rev. 1)


# UHF RECEIVER SYNTHESIZER BOARD 19D902664G3 ,G7, G8, G10, G12



LEAD IDENTIFICATION FOR Q2 - Q16 (SOT) TRANSISTORS



LEAD IDENTIFICATION FOR Q1 (SOT) TRANSISTORS



LEAD IDENTIFICATION U2-U4 (SOT) INT CKT



TOP VIEW

LEAD IDENTIFICATION FOR D3 - D5 (SOT) DIODES

# UHF RECEIVER SYNTHESIZER MODULE 19D902781G3, G7, G8, G10, G12 ISSUE 8

		ISSUE 8		40470005000	
SYMBOL	PART NO.	DESCRIPTION	C22	19A702052P3	Ceramic: 470 pF + or - 10%, 50 VDCW.
		MISCELLANEOUS	C23	19A702052P5	Ceramic: 1000 pF + or -10%, 50 VDCW.
3	19D902509P4	COVER.	C26	19A702052P8	Ceramic: 3300 pF + or - 10%, 50 VDCW.
4	19D902555P1	Handle.	C27	19A705205P2	Tantalum: 1 uF, 16 VDCW; sim to Sprague 2
6	19A702381P506	Screw, thread forming: TORX, No. M3.56 x 6.	C28	19A705205P2	Tantalum: 1 uF, 16 VDCW; sim to Sprague 2
7	19A702381P513	Screw, thread forming: TORX, No. M3.5 - 0.6 X	C29	19A705205P2	Tantalum: 1 uF, 16 VDCW; sim to Sprague 2
,	1347023011 313	13.	C30	19A705205P2	Tantalum: 1 uF, 16 VDCW; sim to Sprague 2
10	19D902824P1	Casting.	C31	19A702052P1	Ceramic: 220 pF + or - 10%, 50 VDCW.
11	19A702381P508	Screw, thd. form: No. 3.5-0.6 x 8.	C32	19A702052P1	Ceramic: 220 pF + or - 10%, 50 VDCW.
38	19B802690P1	Grommet.	C33	19A702052P1	Ceramic: 220 pF + or - 10%, 50 VDCW.
		UHF RECEIVER SYNTHESIZER BOARD 19D902664G3, G7, G8, G10, G12	C34	19A702236P43	Ceramic: 51 pF + or - 5%, 50 VDCW, temp c 0 + - 30 PPM/°C.
		CAPACITORS	C35	19A703684P1	Metallized Polyester: 0.47 uF + or -10%, 63 v
C1	19A702236P15	Ceramic: 3.9 pF + or -0.25 pF, 50 VDCW, temp coef	C36	19A703902P3	Metal: 0.047 uF + or -10%, 50 VDCW.
01	1347022301 13	0 + or -30 PPM/°C. (Used in G7, G3, G10).	C37	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.
C1	19A702236P17	Ceramic: 4.7 pF + or -0.5 pF, 50 VDCW, temp coef	C38	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW
		0 + or -60 PPM/°C. (Used in G8, G12).	C43	19A705205P2	Tantalum: 1 uF, 16 VDCW; sim to Sprague 2
C2	19A702236P6	Ceramic: 1 pF + or -0.25 pF, 50 VDCW, temp coef 0 + or -30 PPM/°C. (Used in G3).	C44	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW.
C2	19A702236P15	Ceramic: 3.9 pF + or -0.25 pF, temp coef 0 + or	C45	19A702052P3	Ceramic: 470 pF + or - 10%, 50 VDCW.
		-30 PPM/°C. (Used in G8).	C46	19A702052P3	Ceramic: 470 pF + or - 10%, 50 VDCW.
C2	19A702236P19	Ceramic: 5.6 pF + or -0.5 pF, 50 VDCW, temp coef 0 + or -60 PPM/°C. (Used in G12).	C49	19A705205P6	Tantalum: 10 uF, 16 VDCW; sim to Sprague
C3	19A702236P38	· ,	C50	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW.
03	19A702230F36	Ceramic: 33 pF + or -5%, 50 VDCW, temp coef 0 + or -30 PPM/°C. (Used in G3).	C51	19A701225P3	Electrolytic: 220 uF, -10+50%, 25 VDCW.
*C3	19A702236P36	Ceramic: 27 pF + or -5%, 50 VDCW, temp coef 0 + or -30 PPM/°C. (Used in G7 , G8and G12).	C52	19A134227P5	Variable: 1.5 to 14 pF, 100 VDCW. (Used in G3 and G8).
C3	19A702236P34	Ceramic: 22 pF + or -5%, 50 VDCW, temp coef 0 +	C53	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW.
~ .	1017000000	or -30 PPM. (Used in G10).	C54	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.
C4	19A702236P9	Ceramic: 1.8 pF + or -0.25 pF, 50 VDCW, temp coef 0 + or -30 PPM.	C55	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW.
C5	19A702236P30	Ceramic: 15 pF + or -5%, 50 VDCW, temp coef 0 +	C56	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW
*C5	19A702236P28	or -30 PPM/°C. (Used in G3). Ceramic: 12 pF + or - 5%, 50 VDCW, temp coef 0	C57	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
C6	19A702236P36	+ or -30 PPM. (Used in G7, G8, G10, G12). Ceramic: 27 pF + or -5%, 50 VDCW, temp coef 0 +	C58	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
		or -30 PPM/°C. (Used in G3).	C59	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.
*C6	19A702236P34	Ceramic: 22 pF + or -5%, 50 VDCW, temp coef 0 + or -30 PPM. (Used in G7 and G8, G12).	C60	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.
C6	19A702236P32	Ceramic: 18 pF + or -5%, 50 VDCW, temp coef 0 + or -30 PPM. (Used in G10).	C61 and	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
C7	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.	C62		
C8	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW.	C63	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
C9	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.	C64	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp
C10	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.			+ or -30 PPM/°C.
C11	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.	C65	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
C12	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.	000	101700001000	
C13	19A702052P26	Ceramic: 0.1uF + or - 10%, 50 VDCW	C66	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
and C14			C67	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp + or -30 PPM/°C.
C15	19A702052P5	Ceramic: 1000 pF + or -10%, 50 VDCW.	C68	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp
*C16	19A702236P25	Ceramic: 10 pF + or5 pF, 50 VDCW, temp coef 0 + -30 PPM/°C. (Used in G3, G7 & G10).	C69	19A702061P99	+ or -30 PPM/°C. Ceramic: 1000 pF + or -5%, 50 VDCW, temp
C16	19A702236P28	Ceramic: 12 pF + or5 pF, 50 VDCW, temp coef 0 + -30 PPM/°C. (Used in G8).	C70	19A702061P61	+ or -30 PPM/°C. Ceramic: 100 pF + or - 5%, 50 VDCW, temp
C16	19A702236P31	Ceramic: 16 pF + or - 5%, 50 VDCW, temp coef 0 + -30 PPM/°C. (Used in G12).	C71	19A702061P61	+ or - 30 PPM. Ceramic: 100 pF + or - 5%, 50 VDCW, temp
C19	19A702052P3	Ceramic: 470 pF + or - 10%, 50 VDCW.			+ or - 30 PPM.
C20	19A702052P3	Ceramic: 470 pF + or - 10%, 50 VDCW.	C72	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp + or - 30 PPM.

SYMBOL

C21

PART NO.

19A702052P3

DESCRIPTION

Ceramic: 470 pF + or - 10%, 50 VDCW.

PARTS LIST

	_	1	
ESCRIPTION	SYMBOL	PART NO.	DESCRIPTION
- 10%, 50 VDCW.	C73	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0
- 10%, 50 VDCW.			+ or - 30 PPM.
or -10%, 50 VDCW.	C74	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM.
r - 10%, 50 VDCW.	C75	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0
DCW; sim to Sprague 293D.			+ or - 30 PPM.
DCW; sim to Sprague 293D.	C76	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM.
OCW; sim to Sprague 293D.	C77	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0
CW; sim to Sprague 293D.			+ or - 30 PPM.
10%, 50 VDCW.	C78	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM.
10%, 50 VDCW.	C79	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0
10%, 50 VDCW.			+ or - 30 PPM.
5%, 50 VDCW, temp coef	C80	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM.
.47 uF + or -10%, 63 v.	C81	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0
0%, 50 VDCW.			+ or - 30 PPM. (Used in G40, G3, G7 and G8).
- 10%, 50 VDCW.	C82 and	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW. (Used in G80, G5, G40,
0%, 50 VDCW	C83	40470000	
CW; sim to Spraque 293D.	C84	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp coef 0 + or -30 PPM/°C.
0%, 50 VDCW.	C85	19A702061P99	Ceramic: 1000 pF + or -5%, 50 VDCW, temp coef 0
10%, 50 VDCW.			+ or -30 PPM/°C.
10%, 50 VDCW.	C86 and	19A702236P28	Ceramic: 12 pF + or - 5%, 50 VDCW, temp coef 0 + or -30 PPM. (Used in G80, G5, G40, G3, G7 and
DCW; sim to Sprague 293D.	C87		G8).
0%, 50 VDCW.	C88	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW.
0+50%, 25 VDCW.	C89	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM.
100 VDCW. (Used in G40,	C90	19A702052P14	Ceramic: 0.01 uF + or - 10%, 50 VDCW. (Used in
(			G40, G3, G7
0%, 50 VDCW.	C91	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM. (Used in G80, G5, G40, G3, G7 and
10%, 50 VDCW.			G8).
0%, 50 VDCW.	C92 thru	19A702061P61	Ceramic: 100 pF + or - 5%, 50 VDCW, temp coef 0 + or - 30 PPM. (Used in G40, G3, G7 and G8).
0%, 50 VDCW	C96		
-5%, 50 VDCW, temp coef 0	C97	19A702236P1	Ceramic: 0.5 pF + or1 pF, 50 VDCW, temp coef -30 PPM. (Used in G3, and G7).
-5%, 50 VDCW, temp coef 0	C97	19A702236P11	Ceramic: 2.7 pF + or25 (Used in G8, G12).
-,, ,,	C98	19A702236P30	Ceramic: 15 pF + or -5%, 50 VDCW, temp coef 0 +
- 10%, 50 VDCW.	and C99		or -30 PPM/°C. (Used in G3, and G7).
- 10%, 50 VDCW.	C98	19A702236P31	Ceramic: 16 pF + or -5%, 50 VDCW, temp coef 0 +
-5%, 50 VDCW, temp coef 0	and C99		or -30 PPM/°C. (Used in G8, G12).
	C98	19A702236P28	Ceramic: 12 pF + or -5%, 50 VDCW, temp coef 0 +
-5%, 50 VDCW, temp coef 0	and C99		or -30 PPM/°C. (Used in G10).
-5%, 50 VDCW, temp coef 0	C100	19A702236P25	Ceramic: 10 pF + or5 pF, 50 VDCW, temp coef
			-30 PPM/°C.
-5%, 50 VDCW, temp coef 0	C101	19A702236P10	Ceramic: 2.2 pF + or -2.5 pF, 50 VDCW, temp or -30 PPM/°C.
			DIODES
-5%, 50 VDCW, temp coef 0	CR1	19A703595P10	Optoelectic: Red LED; sim to HP HLMP-1301-010.
-5%, 50 VDCW, temp coef 0			FILTERS
	FL1	344A3802P4	FILTER ,HEL RF (Used in G8).
-5%, 50 VDCW, temp coef 0	FL1	344A3802P2	FILTER, HEL RF (Used in G3).
-5%, 50 VDCW, temp coef 0	FL1	344A3802P3	FILTER, RF: 475 MHz SIM TO TOKO
			SHW-44545A-475 (Used in G7, G10)
5%, 50 VDCW, temp coef 0	FL1	344A3802P5	FILTER ,HEL RF: sim to TOKO SHW-39545A-415 (Used in G12).
5%, 50 VDCW, temp coef 0			JACKS
	J1	19B801587P7	Connector, DIN: 96 male contacts, right angle
- 5%, 50 VDCW, temp coef 0			to AMP 650887-1.
	.12	19A115938P24	Connector receptacle

J2

thru

19A115938P24


Connector, receptacle.

\* COMPONENTS, ADDED, DELETED OR CHANGED BY PRODUCTION CHANGES

SYMBOL	PART NO.	DESCRIPTION	
J4		····· INDUCTORS ······	
*L2	19A705470P25	Coil, fixed: .1uH; sim to Toko 380LB-1R0M.	
L3	19A700024P13	Coil, RF: 1.0 uH + or -10%.	
and L4	194700024F13		
L5	19A700024P15	Coil, RF: 1.5 uH + or - 10%.	
L10	19C851001P4	Coil, RF: sim to Paul Smith SK901-1.	
		CRYSTALS	
Y1	19B801351P14	Module: Crystal Oscillator, 12.8 MHz + or -1.0	
		PPM.	
D3	19A705377P1	Silicon, Hot Carrier: sim to MMB0201.	
D4	19A149674P1	DIODE ,SILICON.	
and D5			
		INDUCTORS	
L1	19A705470P2	Coil Fixed: 12 pH: sim to Take 280NR 12pM	
L7	19A705470P24	Coil, Fixed: 12 nH; sim to Toko 380NB-12nM. Coil, Fixed: 0.82 uH; sim to Toko 380NB-R82M.	
L7	19A705470P24	Coil, Fixed: 0.82 uH, sim to Toko 380NB-R02W.	
and L12	.5/1/00-//01 2		
L13	19A705470P1	Coil, Fixed: 10 nH; sim to Toko 380NB-10nM.	
and L14			
L15	19A705470P10	Coil, fixed: 56 nH; sim to Toko 380NB-56nM.	
L16 and	19A705470P15	Coil, fixed: .15uH; sim to Toko 380NB-R15M.	
L17			
		TRANSISTORS	
Q1	19A702524P2	N-Type, field effect; sim to MMBFU310.	
Q2	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
Q3 thru	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
Q5 Q6	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
Q7	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
Q8	19A700059P2	Silicon, PNP: sim to MMBT3906, low profile.	
Q9	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
thru Q11			
Q12	19A700076P2	Silicon, NPN: sim to MMBT3904, low profile.	
and Q13			
Q14	19A704708P2	Silicon, NPN: sim to NEC 2SC3356.	
thru Q16			
		RESISTORS	
D1	40000070000	Matal films CD above to at 50/ 4/0 w	
R1	19B800607P680	Metal film: 68 ohms + or -5%, 1/8 w.	
R2	19B800607P100	Metal film: 10 ohms + or -5%, 1/8 w. (Used in G40, G3, G7	
R3	19B800607P100	Metal film: 10 ohms + or -5%, 1/8 w.	
R4	19B800607P100	Metal film: 10 ohms + or -5%, 1/8 w.	
R5 thru	19B800607P100	Metal film: 10 ohms + or -5%, 1/8 w.	
R9			
R10	19B800607P1	Metal film: 0 ohms.	
R11	19B800607P183	Metal film: 18K ohms + or -5%, 1/8 w.	
R12	19B800607P271	Metal film: 270 ohms + or -5%, 1/8 w.	
R13	19B800607P510	Metal film: 51 ohms + or -5%, 1/8 w.	
R14	19B800607P271	Metal film: 270 ohms + or -5%, 1/8 w.	
R15	19B800607P180	Metal film: 18 ohms + or -5%, 1/8 w.	
R16	19B800607P392	Metal film: 3.9K ohms + or -5%, 1/8 w.	


# PARTS LIST & PRODUCTION CHANGES

SYMBOL	PART NO.	DESCRIPTION	SYMBOL	PART NO.	DESCRIPTION	PRODUCTION CHANGES
R17	19B800607P120	Metal film: 12 ohms + or -5%, 1/8 w.	R71	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	Changes in the equipment to improve performance or to simplify circuits are
R18	19B800607P180	Metal film: 18 ohms + or -5%, 1/8 w.	R72	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	identified by a "Revision Letter" which is stamped after the model number of the unit. The revision stamped on the unit includes all previous revisions. Refer
R19	19B800607P100	Metal film: 10 ohms + or -5%, 1/8 w.	R73	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	to the Parts List for the descriptions of parts affected by these revisions.
R20 R21	19B800607P103 19B800607P472	Metal film: 10K ohms + or -5%, 1/8 w. Metal film: 4.7K ohms + or -5%, 1/8 w.	R74	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	REV. A - UHF RECEIVER SYNTHESIZER BOARD 19D902664G3
R22	19B800607P472	Metal film: 4.7K offinis + or -5%, 1/8 w.	R75	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	The UHF Receiver Synthesizer module was modified to
R23	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R76	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	meet ETSI requirements.
R24	19B800607P562	Metal film: 5.6K ohms + or -5%, 1/8 w.	R77	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w.	Items 3 and 7 were changed and item 23 was added.
R27	19B800607P181	Metal film: 180 ohms + or -5%, 1/8 w.	R78	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w.	Ů
R28	19B800607P181	Metal film: 180 ohms + or -5%, 1/8 w.	R79 R80	19B800607P102 19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w. Metal film: 1K ohms + or -5%, 1/8 w.	Item 3 was: 19D902509P3. Item 7 was: 19A702381P513.
R29	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R81	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w. Metal film: 1K ohms + or -5%, 1/8 w.	C16 was 6.8 pF (19A702236P21).
R30	19B800607P560	Metal film: 56 ohms + or -5%, 1/8 w.	R82	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	C2 was deleted (19A702236P10).
Baa	100000070000	(Used in G3, G7, G8, G12).	R83	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	REV. A - UHF RECEIVER SYNTHESIZER BOARD 19D902664G7
R30	19B800607P680	Metal film: 68 ohms + or -5%, 1/8 w. (Used in G10).	R84	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	REV. B - UHF RECEIVER SYNTHESIZER BOARD 19D902664G3
R31	19B800607P270 19B800607P472	Metal film: 27 ohms + or -5%, 1/8 w.	R85	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	To improve operation.
R32 R33		Metal film: 4.7K ohms + or -5%, 1/8 w. Metal film: 4.7K ohms + or -5%, 1/8 w.	R86	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	C3 was 22 pF (19A702236P34).
R33	19B800607P472 19B800607P103		R87	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	C5 was 10 pF (19A702236P25). C6 was 18 pF (19A702236P32).
R34 R35	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w. Metal film: 10K ohms + or -5%, 1/8 w.	R88	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	C16 was 8.2 pF (19A702236P23).
R35	19B800607P103	Metal film: 39K ohms + or -5%, 1/8 w.	R89	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R4 was 47 ohms (19B800607P470).
R30	19B800607P393	Metal film: 100K ohms + or -5%, 1/8 w.	R90	19B800607P222	Metal film: 2.2K ohms + or -5%, 1/8 w.	REV. B - UHF RECEIVER SYNTHESIZER BOARD 19D902664G7
R37 R38	19B800607P104	Metal film: 6.8K ohms + or -5%, 1/8 w.	R91	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w.	REV. C - UHF RECEIVER SYNTHESIZER BOARD 19D902664G3
R39	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	R92	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w.	To support 12.5kHz operation, changed Y1.
R40	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	thru R94			Was 1.5PPM crystal (19B801351P12).
R41	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	R95	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w.	REV. C - UHF RECEIVER SYNTHESIZER BOARD 19D902664G7
R42	19B800607P823	Metal film: 82K ohms + or -5%, 1/8 w.	R96	19B800607P221	Metal film: 220 ohms + or -5%, 1/8 w.	To reduce spurious radiation to meet ETSI specs.
R43	19B800607P333	Metal film: 33K ohms + or -5%, 1/8 w.	R97	19B800607P220	Metal film: 22 ohms + or -5%, 1/8 w.	L12 and R18 interchanged. L2 was 1uH (19A700024P13).
R44	19B800607P274	Metal film: 270K ohms + or -5%, 1/8 w.	R98	19B800607P180	Metal film: 18 ohms + or -5%, 1/8 w.	REV. D - UHF RECEIVER SYNTHESIZER BOARD 19D902664G3 & G7
R45	19B800607P472	Metal film: 4.7K ohms + or -5%, 1/8 w.	R99	19B800607P120	Metal film: 12 ohms + or -5%, 1/8 w.	
R46	19B800607P181	Metal film: 180 ohms + or -5%, 1/8 w.	R100	19B800607P330	Metal film: 33 ohms + or -5%, 1/8 w.	To prevent regulator from drop out at low voltages. R10 was 10 ohms (19B800607P100).
R47	19B800607P271	Metal film: 270 ohms + or -5%, 1/8 w.	R101 and	19B800607P121	Metal film: 120 ohms + or -5%, 1/8 w. (Used in G3, G7, G8, G12).	
R48	19B800607P181	Metal film: 180 ohms + or -5%, 1/8 w.	R102		(0000 00, 0., 00, 0.2).	REV. E - <u>UHF RECEIVER SYNTHESIZER BOARD 19D902664G3</u>
R49	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R101 and	19B800607P101	Metal film: 100 ohms + or -5%, 1/8 w. (Used in G10).	To correct timing range added C2 (and changed C16).
R50	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R102			C16 was 8.2 pF (19A702236P23).
R51	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	R103	19B800607P390	Metal film: 39 ohms + or -5%, 1/8 w.	
R52	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.			INTEGRATED CIRCUITS	
R53	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.	U2	19A705927P1	Silicon, bipolar: sim to Avantek MSA-0611.	
R54	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.	U3	19A705927P1	Silicon, bipolar: sim to Avantek MSA-0611.	
R55	19B800607P222	Metal film: 2.2K ohms + or -5%, 1/8 w.	U4	19A705927P1	Silicon, bipolar: sim to Avantek MSA-0611.	
R57	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.	U5	19A149944P201	Dual Modulus Prescaler: sim to Motorola MC12022A.	
R58	19B800607P681	Metal film: 680 ohms + or -5%, 1/8 w.	U6	19B800902P5	Synthesizer, custom: CMOS, serial input.	
R59	19B800607P222	Metal film: 2.2K ohms + or -5%, 1/8 w.	U8	19A702293P3	Linear: Dual Op Amp; sim to LM358D.	
R60	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	U9 U10	19A702293P3 19A703471P320	Linear: Dual Op Amp; sim to LM358D. Digital: 3-Line To 8-Line Decoder; sim to	
R61	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	010	194703471F320	74HC138.	
R62	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	U12 and	19A703483P302	Digital: Quad 2-Input NAND Gate; sim to 74HC00.	
R63	19B800607P102	Metal film: 1K ohms + or -5%, 1/8 w.	U13			
R64	19B800607P510	Metal film: 51 ohms + or -5%, 1/8 w.	U14	19A702705P4	Digital: Quad Analog Switch/Multiplexer; sim to 4066BM.	
R65	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.	U15	19A704971P8	Voltage Regulator, Positive: sim to Motorola	
R66	19B800607P103	Metal film: 10K ohms + or -5%, 1/8 w.			MC78M05CDT.	
R67	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.	U16	19A704971P10	Voltage Regulator, 8V: sim to MC78M08CDT	
R68	19B800607P473	Metal film: 47K ohms + or -5%, 1/8 w.		·	·	
R69	19B800607P333	Metal film: 33K ohms + or -5%, 1/8 w.	1			



A []	1	U16	۵vcc
в[	2	15	] Y0
С	3	14	]Y1
G2A	4	13	<b>1</b> Y2
G2B	5	12	<b>Y</b> 3
G1 🗌	6	11	DY4 □
Y7 🗌	7	10	<b>Y</b> 5
GND 🗌	8	9	<b>Y</b> 6





(1/4 OF DEVICE SHOWN)

101	SWITCH	
	OFF	
	ON	


# IC DATA

U16 19A704971P10 +8V Regulator







PIN	FUNCTION	
1	INPUT	
2	GROUND	
3	OUTPUT	



PIN	FUNCTION	
1	INPUT	
2	GROUND	
3	OUTPUT	






**PIN CONNECTIONS** 


- 1. COMMON & CASE
- 2. OUTPUT

3. + Vcc

4. MODULATION




(19D902781, Sh. 2, Rev. 5)



THIS SCHEMATIC DIAGRAM APPLIES TO			
MODEL NO. REV LETTER			
19D902664G3	E		
19D902664G7 D			
19D902664 G8 A			
19D902664 G1 O	Α		

# RECEIVER SYNTHESIZER MODULE 19D902664G3, G7, G8, G10, G12

(19D904091, Sh. 1, Rev. 9A)




* TABLE OF	VALUES				
DESIGNATOR	PART VALUE				
	902781G3	902781G7	902781G8	902781G10	902781G12
C1	3.9pF	3.9pF	4.7pF	3.9pF	4.7pF
C2	1pF	NOT USED	3.9pF	NOT USED	5.6pF
C3	33pF	27pF	27pF	22pF	27pF
C5	15pF	12pF	12pF	12pF	12pF
C6	27pF	22pF	22pF	18pF	22pF
C16	10pF	10pF	12pF	10pF	16pF
C97	.5pF	.5pF	2.7pF	NOT USED	2.7pF
C98	15pF	15pF	16pF	12pF	16pF
C99	15pF	15pF	16pF	12pF	16pF
R30	56	56	56	68	56
R101	120	120	120	100	120
R102	120	120	120	100	120

RECEIVER SYNTHESIZER MODULE 19D902664G3 , G7, G8, G10, G12

(19D904091, Sh. 2, Rev. 9A)

# SCHEMATIC DIAGRAM



LBI-38672J

# 19D902664G3, G7, G8, G10, G12

(19D904091, Sh. 3, Rev. 9A)