

ADDENDUM NUMBER 2 TO MAINTENANCE MANUAL

LBI-39029D


Refer to ECO#20043005

GENERAL

This addendum documents a change to the RX IF Module (19D902783G5) Maintenance Manual. Torque specification changed from 20 in-lbs. to 12.5 ± 2.50 in-lbs.

CHANGES

On page 3, update drawing 19D902783 with revision 6.



(19D902783, Rev. 6)



M/A-COM Wireless Systems
221 Jefferson Ridge Parkway
Lynchburg, Virginia 24501
(Outside USA, 434-385-2400) Toll Free 800-528-7711
www.macom-wireless.com

Printed in U.S.A.


ADDENDUM NUMBER 1 TO MAINTENANCE MANUAL

LBI-39029D

Refer to ECO#20026883

GENERAL

This addendum updates the Assembly Diagram for Receiver IF Module 19D902783G5 in Maintenance Manual LBI-39029.



RECEIVER IF MODULE 19D902783G5

(19D902783, Rev. 5)



M/A-COM Wireless Systems
221 Jefferson Ridge Parkway
Lynchburg, Virginia 24501
(Outside USA, 434-385-2400) Toll Free 800-528-7711
www.macom-wireless.com

Printed in U.S.A.

**70.2 MHz RECEIVER IF MODULE
25 kHz CHANNEL SPACING
19D902783G5**

TABLE OF CONTENTS

	Page
DESCRIPTION	1
CIRCUIT ANALYSIS	1
INPUT MATCHING NETWORK	1
CRYSTAL FILTERS, IF AMPLIFIERS	1
OSCILLATOR/MIXER/DETECTOR	1
AUDIO AMPLIFIER	2
SQUELCH	2
Buffer Amplifier	2
Bandpass Filter	2
Noise Detector	2
DC Amplifier	2
Schmitt Trigger	2
FAULT DETECTOR	2
VOLTAGE REGULATOR	2
MAINTENANCE	2
RECOMMENDED TEST EQUIPMENT	2
ALIGNMENT PROCEDURE	2
TROUBLESHOOTING	3
ASSEMBLY DIAGRAM	3
OUTLINE DIAGRAM	4
IC DATA	4
SCHEMATIC DIAGRAM	5
PARTS LIST	7
PRODUCTION CHANGES	7

DESCRIPTION

The MASTR III Receiver IF Module provides amplification and demodulation of the 70.2 MHz Intermediate Frequency signal. The IF Module also includes the receiver squelch circuitry. However, it does not include de-emphasis or squelch audio gating circuits. Figure 1 is a block diagram showing the functional operation of the IF Module.

The IF Module circuitry contains the following:

- A 50 ohm input impedance IF Amplifier
- A chain of two crystal filters and an integrated circuit IF amplifier
- An integrated circuit containing a crystal oscillator, mixer, limiter, and quadrature detector
- A variable gain AF amplifier
- A squelch circuit
- A fault detector circuit
- An integrated circuit voltage regulator

CIRCUIT ANALYSIS

INPUT AMPLIFIER NETWORK

The input amplifier, consisting of Q2 and T1, provides a 50 ohm load for the receiver RF module.

Capacitor C1 provides AC coupling and a DC block on the input line (J1). This DC block protects the module in the event of a failure in a preceding module.

CRYSTAL FILTERS, IF AMPLIFIERS

Y1, Y2, U1, and associated circuitry provide IF filtering and amplification at 70.2 MHz. Filters Y1 and Y2 are both 4-pole bandpass filters with a center frequency of 70.2 MHz and a bandwidth of ± 6.5 kHz. Amplifier U1 is an integrated-circuit amplifier. U1 provides 30 dB of gain. The amplifier and filters have terminal impedances of 50 ohms. In-circuit gain measurements can be made using a high impedance probe.

Inductors L3, L5 and associated resistors and capacitors provide power supply decoupling. R3 provides a path to the in-

put of the Fault Detector circuit. This input enables the Fault Detector circuit to monitor the DC voltage of U1.

The RF level detector consists of transistor Q1 along with associated resistors and capacitors. This detector plays no role in the normal operation of the IF Module, but aids in unit testing and module troubleshooting.

OSCILLATOR/MIXER/DETECTOR

Integrated circuit U3 provides several functions including 2nd mixer, if amplifier and limiter, and quadrature detector.

The 69.745 MHz crystal oscillator provides local oscillator injection to the mixer in U3. This mixer converts the 70.2 MHz IF signal to 455 kHz. C20 and C21 are oscillator feedback capacitors and have been chosen to provide the proper capacitance for crystal Y3. The proper oscillator output level is difficult to measure directly without affecting the oscillation.

A preferable measurement is at TP3 which should read about 10 mV pk. (Measured using a 10 megohm 11 pF oscilloscope probe.)

The mixer is internally connected to the crystal oscillator. Pins 1 and 20 of U3 are the mixer input and output respectively. Typical mixer conversion loss is about 2 dB. The output of the mixer drives the IF amplifier via the 2 pole ceramic bandpass filter FL1.

The IF amplifier output drives the limiter via the 6-pole ceramic filter FL2.

A received signal strength indicator (RSSI) is provided at U3 Pin 7. This indicator signal is generated within the limiter circuitry and provides an output current proportional to the logarithm of the input signal strength. This current develops a voltage across R18. The voltage varies from about 1 Vdc for noise input, to about 1.4 Vdc for a 12 dB SINAD signal, to a maximum of about 4.8 Vdc for a high signal level (70 dB stronger than that required for 12 dB SINAD).

The quadrature detector provides a demodulated audio frequency output. The input to the detector is internally connected to the limiter and is not externally available. The output of the detector is U3 pin 9. C28 provides low-pass filtering to remove 455 kHz feedthrough. Ceramic resonator Y4 provides the frequency selective component needed for FM demodulation. Y4 replaces the typical LC resonant circuit found in most quadrature detectors. In contrast to the typical LC network, Y4 requires no adjustment.

TABLE 1 - GENERAL SPECIFICATIONS

ITEM	SPECIFICATION
I.F. frequency	70.2 MHz
Input Impedance	50 ohms
12 dB SINAD	-124 dBm
Adj. CH SEL (25 kHz)	-103 dB
Image	-100 dB
3rd order Intercept Pt	14 dBm
Variation of Sensitivity with Signal Frequency	2 kHz
2nd I.F. frequency	455 kHz
2nd L.O. frequency	69.745 MHz
AF output (J2 pin 31C)	1 Vrms adjustable (with standard input signal)
AF output impedance	1k ohm
AF distortion	5%
AF response	-3 dB
10 Hz	± 1 dB
300 Hz	0 dB reference
1000 Hz	± 1 dB
3 kHz	-55 dB
Hum & Noise	0.7 to 2.7 Vdc prop to log (sig level)
RSSI output (J2 pin 20C)	5 ms
RSSI time constant	-119 dBm
SQ Threshold Sensitivity	-102 dBm
SQ Maximum Sensitivity	3 kHz
SQ Clipping	150 ms
SQ Attack	250 ms
SQ Close	5V logic (low = squelched)
SQ output (J2 pin 26C)	5V logic (low = fault)
Fault output (J2 pin IIC)	1 Vrms (adjustable)
DC Supply	

This manual is published by M/A-COM Private Radio Systems, Inc., without any warranty. Improvements and changes to this manual necessitated by typographical errors, inaccuracies of current information, or improvements to programs and/or equipment, may be made by M/A-COM Private Radio Systems, Inc., at any time and without notice. Such changes will be incorporated into new editions of this manual. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of M/A-COM Private Radio Systems, Inc.




Figure 1 - 70.2 MHz IF Module - Block Diagram

The DC supply to U3 is provided through voltage dropping resistor R11 to U3 pin 6. R12 provides a path to the input of the Fault Detection circuit. This enables the Fault Detector to monitor the DC voltage on U3.

AUDIO AMPLIFIER

Operational amplifier U6.3 provides audio frequency amplification. Its gain is set by its associated resistors, including variable resistor VR1. VR1 allows for adjusting the AF output level to 1 Vrms with a standard input signal to the module (1 kHz AF, 3 kHz peak deviation). U6.2 is used as a voltage regulator to provide 4 Vdc for biasing the Operational amplifier.

SQUELCH

Buffer Amplifier

Integrated circuit U6.4 is configured as a unity gain buffer amplifier. It provides a high input impedance to minimize loading of the previous circuits.

Bandpass Filter

The audio frequency bandpass filter consists of U7.1 and its associated circuitry. The purpose of this filter is to reject all voice frequencies and allow only demodulated noise to pass. The functioning of the squelch circuit depends upon the presence or absence of this noise. (When a signal is being received,

i.e. the receiver is quiet, the squelch circuit senses the absence of noise and unsquelches the radio.)

Noise Detector

U7.2 along with associated components act as a noise detector. The rectified output of U7.2 charges C11/C44 to a nearly constant DC voltage.

DC Amplifier

U7.3 is configured as a basic amplifier with a gain of 3.

Schmitt Trigger

U7.4 is configured as an amplifier with positive feedback. This arrangement provides hysteresis in the output versus input characteristic. This eliminates the possibility of the squelch circuit repeatedly cutting in and out when the input signal is near a threshold. R56 and R57 act as a voltage divider to provide a 5 volt logic level output. (Logic High = unsquelched)

FAULT DETECTOR

U4 and U5 are voltage comparators. These are configured into four "window detectors" which sense the presence of voltages within specified ranges (windows).

The four window detector circuits are U4.1 & U4.2, U4.4 & U4.3, U5.1 & U5.2, and U5.4 & U5.3. These monitor DC operating voltages on U6.2, U1, Q2, and U3 respectively. R29 and R30 comprise a voltage divider to provide a 5 volt logic level output. A fault is indicated when the output drops to zero.

Diode D1 and transistor Q3 monitor the output of the 8V regulator. DI is a 8.2 volt breakdown diode. If the regulator output voltage should rise above 8.9 V (8.2 + 0.7 base-emitter drop) Q1 will turn on and a fault will be indicated.

Transistors Q4 and Q5 are drivers for the front panel LED CRI. These are powered from the +13.8 Vdc line before the 8V regulator. Therefore, if the regulator opens, a fault will still be indicated.

VOLTAGE REGULATOR

U8 is a monolithic integrated-circuit voltage regulator providing 8 Vdc. This powers all circuitry in the module with the exception of Q2, the front panel LED and its drivers.

MAINTENANCE

RECOMMENDED TEST EQUIPMENT

The following test equipment is required to test the IF Module.

1. FM Signal Generator; HP 8640B, HP 8657A, or equivalent
2. AF Generator or Function Generator
3. Audio Analyzer; HP 8903B, HP 339A, or equivalent
4. Oscilloscope
5. Frequency Counter; Racal-Dana 9919 or equivalent
6. DC Meter for troubleshooting
7. Power Supply; 13.8 Vdc @ 150 mA
8. Power Supply; 12 Vdc @ 20 mA

ALIGNMENT PROCEDURE

1. Apply 13.8 Vdc and 12 Vdc supplies to module.
2. Verify 13.8 V DC current consumption is between 90 and 150 mA, and 12 Vdc current is between 12 and 18 mA.
3. Verify fault output is 0 to 0.5 Vdc and front panel LED is off.
4. Apply a standard input signal to the module input. (-60 dBm, 70.2 MHz signal modulated with 1 kHz AF, 3 kHz peak deviation)
5. Monitor TP5 with a high-impedance probe connected to the frequency counter. Adjust L10 for a reading of 455 kHz \pm 100 Hz.
6. Set VRI for 1 Vrms \pm 3% at module output (pin 31C on 96 pin connector J2).

TROUBLESHOOTING

IF amplifier Q2 has a nominal 8 dB gain. U1 has a nominal gain of 30 dB. The mixer has about 2 dB loss with proper LO injection. The proper crystal oscillator level is 10 mV pk measured at TP3.

The following four test points are provided on the PWB for additional test capability:

TP1: 60 mV pk @ 70.2 MHz with -30 dBm input signal

TP3: 10 mV pk @ 69.745 MHz independent of input signal


TP4: 20 mV pk @ 455 kHz with -60 dBm input signal

TP5: 750 mV pk @ 455 kHz with -60 dbm input signal

All RF voltages measured with 10 Megohm, 11 pF probe.






TROUBLE SHOOTING GUIDE

SYMPTOM	CHECK (CORRECT READING SHOWN)	INCORRECT READING INDICATES DEFECTIVE COMPONENT
Fault indicator on	Check DC voltages +8V at U8 Pin 1 +4v at U6 Pin 7 5.5V at U1 output pin 6V at U3 Pin 5	If DC voltages not correct U8 or associated components U6 or associated components U1 or associated components U3 or associated components If DC voltages correct U4, U5, U6, DI, Q3, Q4, Q5
No audio - no noise	With no signal applied to module IF input Check for AF noise @ C29 ; 200mV Check for AF noise @ U6 Pin 14:1 V	U3 or associated components U6 or associated components
Noise only - no demodulated audio	Check crystal oscillator: TP3 10 mVpk 69.745 MHz Apply-30 dBm 70.2 MHz input, check TP1 60 mVpk Apply-60 dBm 70.2 MHz input, check TP4 20 mVpk	U3, Y3 or associated components Q2, Y1, U1 or associated components U3, FL1 or associated components
Poor 12 dB SINAD	Check crystal oscillator: TP3 10 mVpk 69.745 MHz Apply-30 dBm 70.2 MHz input, check TP1 60 mVpk Apply-60 dBm 70.2 MHz input, check TP4 20 mVpk	U3, Y3 or associated components Q6, Y1, U1 or associated components U3, FL1 or associated components
No squelch function	With squelch pot maximum, or with module AUDIO/SQUELCH/HI connected to SQUELCH/ARM input and with no signal to module IF input: Check Presence of 1 Vpk noise at U6 Pin 14 Check presence of 1 Vpk noise U7 at Pin 1 Check DC voltage U7 at Pin 8: 7V Check DC voltage U7 at Pin 14: 0.5V	U6 or associated components U7 or associated components



**RECEIVER IF MODULE
19D902783G5**

(19D902783, Sh. 1, Rev. 3)




RECEIVER IF MODULE
 19D902494G5

(19D902494, Sh. 2, Rev. 6)



SCHEMATIC DIAGRAM

LBI-39029D




THIS SCHEMATIC DIAGRAM APPLIES TO
MODEL NO. REV LETTER
PL19D902494G5 B

All dc measurements +/- 10%

RECEIVER IF MODULE
19D902494G5

(19D904734, Sh. 1 Rev. 5)



RECEIVER IF MODULE
19D902494G5

(19D904734, Sh. 2, Rev. 5)

All dc measurements +/- 10%

